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Chapter 1
Introduction
1. Introduction
Rochester Institute of Technology is recognized worldwide for its educational
programs and laboratory facilities in the area of microelectronic manufacturing
engineering. In this state-of-the-art facility, graduate and undergraduate students design
and manufacture integrated circuits using PMOS, BJT and CMOS technologies.
In a recent article published in the December 1999 edition of Solid State
Technology magazine, author Stanley Wolf expresses his concern about the lack of
cohesive education programs for IC manufacturing in the U.S. He also concludes that
there is "a shortage of engineering graduates, especially those from the pioneering and
renowned IC manufacturing program at the Rochester Institute of Technology (RIT).
Numbering about 35-55/year (approximately 30 BS, 10 MS, and 3 PhDs), the RIT
graduates are only a small fraction of the engineers entering IC manufacturing every
year."[l]
In order to keep providing highly qualified engineers RIT must keep pace with the
rapid evolution of the IC manufacturing industry, thus RIT must continuously improve
the processes that are used by its students. Today, the semiconductor industry is almost
exclusively using Submicron CMOS process technology. This implies that RIT must
improve its CMOS process to the Submicron region also.
An advanced Submicron CMOS process has been developed and characterized for
use at RIT. The new process features many advance device structures such as dual well,
sidewall spacers and low-doped drains.
This project starts with the literature review of the most recent as well as the not
so-recent advances in the front end of IC manufacturing. The front end is defined as the
manufacturing steps that deal with the fabrication of the transistor per se, prior to a
second level of metal deposition. It does not include processes such as CMP or any other
planarization techniques. Although enormous improvements have been developed in the
areas, these are not included in this work due to the vast complexity this would entail. It
also goes beyond the process developed in this thesis and reviews the latest developments
up to the future year 2010 and beyond.
It also reviews what is currently the most advanced process at the RIT Factory
lab, the CMOS P-Well Process. It presents the sequential process steps and aid tools
which are available to all students. A summary of the most recent results and device data
is also presented in this section.
The basis for the development of this project is the work of graduate student Suraj
Bashkaran in the development of the RIT's Sub-Micron CMOS Process. His work looks
at the design consideration as well as the process flow and both process simulation and
electrical simulation results.
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RIT has developed a large base of previously successful technologies. The new
process is an evolution from these previously successful technologies. The majority of
the project is developed on existing equipment, using modified versions of proven
process sequences. These process improvements are presented in Chapter 3. A typical IC
manufacturing process is divided in production groups. Each of these groups develops
their own processes to later integrate them together with the others. A similar approach is
followed in this project. Separate process steps are developed independently and then
integrated together when needed. When a valid process already exists, this is used as is.
The separate processing disciplines and the improvements generated in each are
described below. The integration of all these improvements is presented in Chapter 4.
Processing pictures, which are included in the appendix of this thesis, are also
available at every step of the process as a visual aid in determining the proper action
when problems arise. These two aids are a key player to the successful completion of the
process.
Two 3-wafer lots where exclusively processed at RIT using the newly developed
Submicron CMOS Process flow, which is described in detailed in chapter 4. The
electrical test of these two lots show promising results although some work must still be
done to further improve the device characteristics. The NMOS and PMOS devices are
tested for functionality and SPICE parameters are extracted when possible. Some
assumptions are made when extracted SPICE parameters and these are noted. The
assumption of some key values is necessary in order to overcome some non-idealities
brought about by a design error. Due to a design error the PMOS devices do not show
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transistor characteristics and the NMOS devices have an extremely large leakage current
at OV gate bias. The root cause of this error has been investigated and a solution has
already been put into place.
Due to the successful completion of this project, students from the
Microelectronic department of RIT will use this process flow starting in the winter
quarter of 2000. They will follow the newly developed process in the fabrication of their
designed IC's. The extraction of Spice parameters will also allow the accurate simulation
of these designs prior to their fabrication. This will place RIT at the top of the
Universities offering semiconductor-manufacturing programs and will help further
improve the quality and readiness of its graduates.
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Chapter 2
Background and Literature Review
2.1 IC Manufacturing Education at Rochester Institute ofTechnology
Stanley Wolf is the well-renowned author of the three-part series Silicon
Processing for the VLSI Era and owner of Lattice Press. In a recent article published in
the December 1999 edition of Solid State Technology magazine, Wolf expresses his
concern about the lack of cohesive education programs for IC manufacturing in the U.S.
Wolf points out that despite the imminent need of IC manufacturing Engineers on the
work place, and although "engineers and scientist are well educated in specific
disciplines, such as electrical engineering, chemistry, physics, materials science,
mechanical engineering, and optics, they still enter the industry untrained for IC
manufacturing. By-and-large, even at the engineering level, training in IC manufacturing
is still occurring on the
job" [1]. According to Wolf, engineering education has failed to
change and support what is the cornerstone industry in today's society, IC manufacturing.
Wolfs perspective comes from seeing the shortage of recent, up-to-date semiconductor
textbooks. Four of the five top-selling textbooks on the subject have copyright dates circa
1990. This means that the most modern developments in technology, which have
occurred in the late 1990's, are not described by these books.
Finally, he concludes with a statement that has been the motivation for the
development of this thesis work;
"There is a shortage of engineering graduates, especially those from the
pioneering and renowned IC manufacturing program at the Rochester
Institute of Technology (RIT). Numbering about 35-55/year
(approximately 30 BS, 10 MS, and 3 PhDs), the RIT graduates.are only a
small fraction of the engineers entering IC manufacturing every
year."
Other universities which have IC Manufacturing facilities include, Boise State
University, University of Illinois, Standford, MIT, UC Berkely, UCLA, University of
Michigan, University of Texas Austin, Arizona State University, National Chiao Tung
University and others [6]. The laboratory courses offered by these universities follow
along the lines of the more traditional hands-on courses taught at RIT. Although much
research is conducted in these universities, this is mainly undertaken by graduate students
and in only very specific subjects. The uniqueness of the Rochester Institute of
Technology laboratory is its capability of completing a CMOS process by its
undergraduate students and fabricating complex circuit and devices.
Rochester Institute of Technology started its Microelectronic Engineering
program in 1986. Graduates from this program are highly sought after by leading
Semiconductor companies and are often commended on their preparation and
performance as they reach the work place. The success of this program is greatly due to
the excellent clean room facility, which is available to all students, undergraduates and
graduates alike. RIT has invested heavily in the hands-on teaching methodology. The IC
laboratory at RIT is one of the largest at any university with a cleanroom floor space of
over 15,000 square feet [3]. The facility has a complete equipment set for the
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manufacture of silicon integrated circuits on 4 inch and 6 inch diameter wafers. The
equipment includes, IC Design Tools, Electron Beam Maskmaking, 1 GCA g-line
stepper, a Canon Mine stepper, ASM 248nm Excimer Laser Stepper, 193nm Excimer
laser Lithography System, Low Pressure Chemical Vapor Deposition system, Varian
120-10 Ion Implanter, Varian 400-10 Ion Implanter, Wafer Coat and Develop Systems,
Reactive Ion Etch systems, Wet Etch and RCA Clean Benches, Surface Analysis
Systems, Spectroscopic and Ellipsometric Metrology Tools, Profilometer, Chemical
Mechanical Polishing, Electrical Test and Probe Systems and Scanning Electron
Microscopy.
Several courses take advantage of these facilities with classic laboratory
participation such as Microlithography I and U and Thin Films. At these middle-level
courses, students are passive participants on a traditional laboratory experience. The
instructor, with the help of a graduate assistant, performs well-rehearsed experiments
during which the students learn basic IC manufacturing techniques. All these courses
complement three hour/week lectures, which present and discuss the topics covered in lab
as well as others.
Students also become familiarized with a variety of IC manufacturing processes
such as the complete fabrication of four mask-level Metal Gate PMOS transistors on their
sophomore year as well as a triple-diffused NPN BJT process [2] during their fourth year.
As in a traditional university IC laboratory, students take a few wafers and start at step
one, on day one, and process wafers sequentially to the end over the school term.
These classes, for the most part, follow the concurrent (hands-on) teaching
methodology described by Azavedo[4]. This teaching methodology faces the
"paradoxes"
and pitfalls presented by the more classical method of teaching: sequential teaching. In
sequential teaching the curriculum is organized by following the logical or historical
structure of the subjects to be studied. The content is divided into topics and each topic is
presented in depth. "The focus is then on programmatic content and clarity of
exposition". The class presentations expose fixed protocols for predetermined problems
and solutions where "The teacher possesses all the knowledge". Azavedo recognizes the
pitfalls of the sequential teaching methodology by saying that students are "reduced to
memorizing names and
algorithms" [4]. The above-mentioned courses address these
issues by creating open-ended experiments during laboratory. Students use previously
learnt skills such as design of experiments or device physics to create their own course of
action to resolve a specific problem presented by the teacher. The teacher becomes a
mere consultant to the students project. Once the project has been completed, the students
present the findings to the rest of the class and answer questions from the teacher. Their
grade is based on the experimental design and amount effort put into solving the problem
as well as on their final understanding of the issue. A faulty experimental process does
not mean a failing grade as long as the students can comprehend the issue under study
and explain theirmisconceptions and how the corrected them.
On the study and evaluation of a similar course taught at San Jose State of
University [5], researchers found that students felt that they have learned more than in
traditional classrooms. In the study, 25% of the students indicated that they were inactive
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in the classroom. In contrast, all of them thought that they were active or moderate
participants in the laboratory.
During their fifth and last year, undergraduate students at RIT take an even more
untraditional type of course, an IC Manufacturing Laboratory using a student operated
factory[3]. In this course a P-Well CMOS process is used as an educational tool to teach
advanced manufacturing processes. The students in the course are the operators for the
factory. The instructor is the shift manager and the different laboratory sections are the
different shifts. Typically in one school term there are 4 to 6 shifts in a week. Each shift
begins with a shift meeting where the shift manager reviews the status of the lots in the
factory. Assignments are made for each operator based on lot selection rules and
equipment availability and the past experience of the operator. In this factory the
operators are encouraged to do operations that they have not done before and to average
two lot moves per shift. Depending on the number of students in the lab section and the
queue status operator assignments are made. At the beginning of the school term
operators are usually assigned in pairs to work on lots. Towards the end of the school
term assignments are made one lot per student. The instructor and teaching assistant
rotate around lab from operator to operator helping with some details, answering
questions, asking questions and solving problems. The students keep a lab notebook to
document what they did each week, including observations, data and other entries.
The fact that students act as operators could raise some concerns on the actual
learning accomplished. This is a common problem with most laboratory experiences and
the subject of many studies. A protocol has been devised to assure learning. Before
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moving lots into their pertinent processing steps, students must be able to identify at
which step that particular lot is and whether or not it has been processed correctly to that
point. Then they must correctly perform the step they have been assigned and understand
how it ties to the 200-step process and how it would affect the final product. Finally, if
problems arise, the student must be able to identify a course of action to remedy it. This
is all done with the aide of the instructor and several other resources such as in process
monitoring and metrology tools.
This course could be classified as a extreme of concurrent teaching [4]. Again,
concurrent teaching exposes student to concrete engineering problems that require
knowledge of the contents of the discipline. It places them, as much as possible, in the
shoes of the engineer in that he student describes the problem, devises a solution and
presents and/or manages it. In this teaching methodology knowledge is constructed,
although basic knowledge of the basic processes is required. The students work and the
teacher supervises guiding them in the right direction. Students become problem-solvers
and are comfortable taking up new challenges.
This course also overcomes the two paradoxes of engineering education found by
Azavado, the paradox ofmultidisciplinary and theparadox of the specialist. The. paradox
ofmultidisciplinary deals with the need of combining multiple disciplines in solving a
problem. With the increase interaction and integration of technologies, multidisciplinary
problems arise constantly. According to Muscat et al., Microelectronic device fabrication
is inherently interdisciplinary [5]. Each of the basic processes draws upon a varied
spectrum of subjects such as physics, chemistry and chemical material, electrical
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engineering. Although all these subjects have been studied by Microelectronic
Engineering students at RIT during the previous years, it is not until the present course,
IC Manufacturing Laboratory, that they get to interact all their knowledge. This simulates
what they will be doing in the workforce.
The second is the paradox of the specialist. Azavado considers it "impossible to
teach all the knowledge that an engineer is expected to use today". Teachers do not know
what will be required for engineers to know in the future. It is also impossible to teach
everything in the allotted amount of time. On the other hand, this course provides
students with the skills and understanding necessary to tackle any engineering problems
that may arise at the workplace with confidence.
There is no doubt that the Factory course has become a very useful learning tool
for students. On the other hand, the RIT P-Well CMOS process used in this course was
developed eight years ago. Unfortunately, as the IC manufacturing industry has been
developing, it has fallen along the lines described above by Wolf. It does not include any
of the most modern developments in technology, which have happened in the late 1990's.
The manufacturing development of a Sub-Micron CMOS process is proposed.
This would take advantage of the most advance equipment available in the RIT
Microelectronic Manufacturing facility. This equipment is capable of Sub-Micron
resolution, which would be usable for Logic design as well as Analog circuitry.
Table 2.1a summarizes the advances that are included in the RIT's Submicron
CMOS Process and how it ties in a sequential process development. The goal is to
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positon RIT in a level where advance research that would benefit the microelectronic
industry can be conducted.
The completion of this project would benefit the RTT College of Engineering
enormously. Not only would undergraduate students be exposed to the most advanced
manufacturing processes but graduate students from the Electrical Engineering,
Computer Engineering and Microelectronic Engineering departments would also have the
chance to actually fabricating their own IC designs in a timely manner.
Present Process Submicron RIT Process
,\ ,^, .. >,^.,.-v,;.'..-,.,i.S,
Advanced RIT Process
P-Well
PMOS +NMOS Vt adjust I j
Minimum CD: 4-micron
GCA G-line Stepper
LOCOS Isolation
500A Gate oxide
N+-poly Gate
Analog/Digital 12V/5V
Design lambda = 3-micron
"RIT's design
rules"
100mm substrate
Twin-Well
No VT adjust I
Minimum CD: 1-micron
Canon I-line
LOCOS Isolation
150A Gate oxide
Gate spacers and LDDs
N+-polyGate '- -
Analog/Digital 5V/5V
Design lambda = 0.5-micron
MOSIS design rules
150mm substrate -
Twin-Well
No VT-adjust I
Minimum CD: 0.5-micron
ASML Excimer Laser
STI Isolation
100A Gate oxide
Spacers and LDDs
TiN Contact/Metal Liner
Dual doped poly Gate
Analog/Digital
Design lambda = 0.25-micron
MOSIS design rules
150mm substrate
2000 2001
Table 2.1a. Predicted process developments at RIT
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2.2 Process Background
The following sections deal with the most recent as well as the not so-recent
advances in the front end of IC manufacturing. The front end is defined as the
manufacturing steps that deal with the fabrication of the transistor per se, prior to a
second level ofmetal deposition. It does not include processes such as CMP or any other
planarization techniques. Although enormous improvements have been developed in the
areas, these are not included in this work due to the vast complexity this would entail.
The first section deals with the main advances developed in the 1990's and that
are not included in the current RIT CMOS P-Well Process. It also goes beyond the
process developed in this thesis and reviews the latest developments up to the future year
2010 and beyond. The second section explains what is currently done at the RIT Factory
lab, the CMOS P-Well Process. It presents the sequential process steps and aid tools
which are available to all students. A summary of the most recent results and device data
is also presented on this section. The third section reviews the work of graduate student
Suraj Bashkaran in the development of the RIT's Sub-Micron CMOS Process. It looks at
the design consideration as well as the process flow and both process simulation and
electrical simulation results.
-14
2.2.1 Advanced CMOS process Technology
MOSFET miniaturization has been an issue of study ever since the development
of the first integrated circuit. According to [7], large-scale-integrated circuits (LSI's)
appeared in the early 1970's with the introduction of a 1-kb dynamic random access
memory DRAM and a 0.75-MHz microprocessor using 10-8um PMOS technologies [7].
Digital and memory circuit applications benefit the most from the scaling down of
MOSFET devices. Smaller dimensions mean higher packing density and either more
memory storage capability or faster switching speed for logic technology [8].
2.2.1.1 Historical Trend and Predictions
According to Moore's law [9] the number of transistors per chip would double
every 18 months or increase by a factor of four every three years. This prediction, made
in 1975, has held true for over 25 year. Table 2.1b shows how this trend has been very
closely followed historically [7].
Year 1974 1977 1980 1983 1986 1989 1992 1995 1998
Size um 6.0 4.0 3.0 2.0 1.2 0.8 0.5 0.35 0.25
Shrink rate 0.67 0.75 0.67 0.6 0.67 0.63 0.70 0.71
DRAM 4K 16K 64K 256K 1M 4M 16M 64M 256M
Table 2.1b. Historical Trend - Moore's Law
The Semiconductor Industry Association (SIA) published in 1994 a roadmap for
semiconductors to predict the evolution of the industry until the year 2010 [10]. This was
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later revised in 1996 and although it shows a slight slow down in the shrinking rate, it
still follows Moore's law accurately [11]. Table 2.2 presents these two trends predicted
bySIA.
Year 1995 1998 2001 2004 2007 2010
Size um 0.35 0.25 0.18 0.13 0.10 0.07
Shrink rate 0.71 0.72 0.72 0.77 0.70
DRAM 64M 256M 1G 4G 16G 64G
YEAR 1997 1999 2001 2003 2006 2009 1012
Dense lines: Halfpitch (um) 0.25 0.18 0.15 0.13 0.10 0.07 0.05
Shrink rate 0.72 0.83 0.86 0.77 0.7 0.71
Isolated Lines: gate (um) 0.20 0.14 0.12 0.10 0.07 0.05 0.035
Shrink rate 0.70 0.86 0.83 0.70 0.71 0.70
DRAM @ introduction 256M 1G 4G 16G 64G 256G
DRAM @ production 64M 256M 1G 4G 16G 64G
Table 2.2. 1994 and 1996 SAI Roadmap
This trend is likely to be followed since there have been announcements of the
fabrication of 0.15 um, 0.1 um and even sub-O.lum MOSFET devices by several authors
at the research level [12] [15]. These authors have reported on the good operation of
these devices at room temperature and the techniques utilized for their fabrication. These
are all analyzed later in this section.
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2.2.1.2 Scaling Requirements
In digital circuit applications, a MOSFET functions as a switch. Ideally, in the
"off state no current should flow and low resistance or high current should be present in
the
"on"
state. Small capacitances are also important to allow rapid switching. As the gate
length decreases, it becomes difficult to simultaneouslymeet these two requirements.
In small devices, even in the "off state, due to the proximity of the drain and
source of the device, the leakage current from source to drain increases. This is the well-
known short channel effect of the MOSFET' s [7]. The extension of the drain space-
charge region is such that it touches the source region as soon as a very small voltage is
applied to the gate, thus creating a lower-than-designed threshold voltage, also known as
drain induced barrier lowering (DIBL) effect, and lager leakage characteristics in the
"off state (Figure 2.1). The suppression of short-channel effects is one of the main areas
of interest when shrinking the device dimensions.
OV
OV Vdd
Gate
Source Drain
"\, Space Charge Region
Figure 2.1. Short-channel effects
Smaller gate lengths are desirable in the
"on"
state because it reduces the channel
resistance of the MOSFET's. When this channel resistance equals that of the source and
17
drain regions, the device cannot be improved. Thus, reduction of the source and drain
resistances is necessary in order to make scaling effective.
To summarize, the scaling ofMOSFET devices is only effective if improvements
of the MOSFET performance are accomplished. These improvements are often related to
new fabrication and manufacturing techniques.
2.2.1.3 Ideal Scaling vs. Actual Scaling
In order to suppress short-channel effects and secure good switching
characteristics, Dennard et al. [16] proposed an idealized scaling method. Using this
method, the parameters of the MOSFET device are shrunk or increased by a factor of K.
Table 2.3 shows how each parameter is modified by K. Thus, the space charge layer
would be reduced with the reduction in channel length, leading to the suppression of
short-channel effects.
Scaling rule (Ideal) Gate lenqth (Lg) 1/K
Parameter Scale Gate width (Wq) 1/K
Gate Area (Sg) 1/K*2
CD
>
o
w
"to
c
(0
1
H
Gate lenqth (Lq) 1/K Gate oxide (tox) 1/K
Gate width (Wq) 1/K Supply voltaqe 1/K
Gate oxide (tox) 1/K
Q)
_)
Gate capacitance (c) ~Sq/tox 1/K
Junction depth (xj) 1/K Gate charge (Qg) ~Cg*V 1.KA2
Sub, imp. Cone. (Nsub) K Propaqation delay (tpd) ~Qq/ld 1/K
Drain Voltaqe (Vd) 1/K Clock frequency (f) ~1/tpd K
Drain Current (Id) 1/K Number of Transistors (n) K*2
Threshold voltaqe (Vth) 1/K Chip size (Sc) ~n*Sq 1
Propaqation delay (tpd) 1/K Power (P) -0.5
* f * n * C * V*2 1
Table 2.3. Ideal Scaling Rules
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This method also calls for a reduction of the power supply by a factor of 1/K,
which in turn would result in a current reduction by the same factor. The increase on
number of transistors is also determined at K2. The power consumption and chip area are
also kept constant. Had this ideal scaling been followed since 1974, the most advanced
LSI systems would be 1-Mb DRAM and 34MHz microprocessors [7].
Fortunately for the microelectronic industry, the ideal scaling method was not
followed. The supply voltage was not changed in the early stages ofMOSFET scaling[7].
This was done in order to keep a compatibility with the supply voltage of conventional
systems and also to obtain a higher operating speed under high electric fields. The supply
voltage was not reduced until the electric field across the gate oxide reached the electron
tunneling limit of ~4MV/cm. This occurred during the development of the 0.5um gate
length MOSFET technology; when the gate oxide thickness approached 120A.
In 1980, Brews et al. [17] derived an empirical relationship between the minimum
length and other device parameters; this must be kept in order to obtain long channel
behavior. The proposed empirical relation for an NMOS transistor is:
L^^OAl-lxjtJw.+wj]", (2.1)
where L^ is the minimum channel length for which long-channel behavior is observed,
A is a proportionality factor, xi is the junction depth, tBX the oxide thickness and
ws + wd the sum of source and drain depletion depths in a one dimensional abrupt
junction formulation. Such that:
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"< = JzQPWk +vbi +VBS)j'2
and the Debye length,
(2.2)
r -11/2
LB =
faNA (2.3)
with
fi =
kT
-1-1
(2.4)
VDS is drain-to-source voltage, Vbi is the built-in voltage of the junctions and VBS = 0. NA
is the important factor of substrate concentration or Nsub for a NMOSFET device.
This empirical relation provides an estimate for MOSFET size reduction without
the need for shrinking all dimensions by the same scale factor. This flexibility allows the
choice of other than strictly scaled geometries, "new geometries which are easier to make
or which optimize other aspects ofMOSFET operation"[17].
The minimum channel length necessary in order to avoid short channel effects
and its dependence to the physical dimensions of the drain junction depth x- , the oxide
thickness tox , and the depletion layer width ws + wd , was also observed by Zhi-Hong Liu
et al. [18]. In this work, a threshold voltage model for MOSFET 's is derived using a
quasi-two-dimensional approach. This model is based on the solutions of the quasi-two-
dimensional Poisson's equation in the depletion region. In their case the characteristic
length value is defined as,
/ = o.i4.[xyrOT^2r (2.5)
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with Xj, Xdep and in um and Tox in A.
They conclude that a simple scaling rule is that the channel length must be at least five
times the characteristic length . Thus, = -^-, which agrees with the empirical
prediction made in 1980, and emphasizes the need for control of the three key parameters
drain junction depthXj , the oxide thickness tox, and the depletion layer width Xdep.
2.2.1.4 First Scaling Challenges - Submicron Devices
The active region determines the area where the devices are built. This is the area
where the transistor per se is built. The scaling considerations for the active region of the
transistors must include the three important factors mentioned above, drain junction
depthXj , the oxide thickness tox, and the depletion layer width Xdep .
2.2.1.4.1 Substrate doping
The depletion layer width Xdep, calculated from the one dimensional abrupt-
junction approximation results in the expression,
\2-Si-{2-<j>F)
XA, = r "*. T ' (2.6)dep n q-NSUB
which shows the inverse proportionality of the depletion width dimension with the
substrate concentration. According to both, the ideal and empirical theories of scaling, the
value of the substrate doping concentration must be increased in order to reduce the value
of the depletion region.
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Historically the substrate doping concentration of either the PMOS or the NMOS
device was closely controlled by the formation of a n-well or a p-well in the starting
silicon substrate. The challenge of CMOS technology is to fabricate side by side on the
same chip both NMOS and PMOS transistors. Thus creating silicon regions of opposite
polarity to provide local substrates for the complementary transistors [20]. These wells,
besides being of the right polarity, also provide electrical isolation from each other under
every operating condition. They are biased with the supply voltage, which ensures a
reverse bias condition [21].
The first CMOS IC's employed the single-well technique, which was used for
several years due to its simplicity [22]. This technique forms an opposite polarity well in
the starting substrate, usually at the beginning of the CMOS process. This well is formed
by ion implantation, followed by a long diffusion at high temperature and a selective field
oxidation.
P-well technology was developed first. Before the availability of ion implantation,
surface inversion under the NMOS field could not be easily eliminated in CMOS without
the use of area-consuming "guard rings". With the capability of controlling the p-well
doping, the boron segregation into the field oxide and the effect of fixed oxide charge,
which would lead to charge inversion and a low NMOS field threshold, could be
compensated. Thus, a NMOS field transistor of higher threshold was created [21].
Another reason for the use of this technology was the better "gain
matching" between
NMOS and PMOS transistors. Due to the higher mobility of electrons, the higher doping
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concentration in the p-well, and the consequent carrier mobility reduction, could
compensate for the lowermobility of hole carriers.
The use of an n-well was developed as soon as ion implantation became available.
This approach took advantage of the already dominant NMOS technology since these
devices could still be fabricated in the silicon bulk with the only addition of PMOS
transistors in the n-well. NMOS devices are inherently faster due to the higher electron
mobility at comparable lithographic resolutions. An added advantage is the ease of the
transition to BiCMOS technology due to the presence of an n-well, which can serve as an
electrically isolated collector. An n-well also improved latch-up immunity [22].
The advantages of single well processes start to vanish as minimum feature size
decreases [21]. It becomes more difficult to optimize both NMOS and PMOS transistors.
To match the characteristics of a NMOS transistor to those of a PMOS using a p-well
process, a well surface concentration must be about five times higher than that of the bulk
substrate. Thus, this requires a low doped starting substrate, which is susceptible to
punch-through between the depletion layers of the scaled down source and drain regions.
The solution for this is a deep phosphorous punch-through prevention implant, followed
by a shallow boron threshold adjust implant. Also, the well lateral diffusion and the
extension of the depletion layer in the lightly doped side, the silicon bulk side, constrain
the minimum spacing between NMOS and PMOS devices, not allowing for an increase
on device density.
The alternative twin-well presents an integral solution to these problems. Each
well is formed separately by doping it at a higher concentration than the substrate. The
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wells are symmetrically formed and the NMOS and PMOS devices formed and optimized
independently. On the other hand, twin well technology does not increase device density.
Even though the well border is located close to its drawn position, as opposed to the
single well process where design rules or an extra mask step where necessary to
compensate for lateral well diffusion, well diffusion is still a problem. A long well drive-
in is still necessary to diffuse the doping, thus lateral diffusion is still present.
Adding to this problem is the requirements for high substrate concentrations.
According to [8], for 1 urn devices a doping concentration of
lE16/cm3 is sufficient but it
results in too low of a threshold voltage. A surface threshold adjust implant is enough to
achieve the required threshold. On the other hand, as the channel doping concentration
approaches values of
lE18/cm3
to prevent drain to source punch-through, the resultant
threshold voltage becomes too high [8], close to the supply voltage. In this case, a
retrograde doping profile is needed (see figure 2.2). The threshold voltage is lowered to
the desired value while still maintaining punch-through control.
0. 0.3 0.6 0.9
Distance Y (microns)
Figure 2.2. Microtec Simulation - Typical Retrograde
well doing profile. E=500KeV, Arsenic,
Dose=3E13/cm2
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Retrograde wells are formed by high-energy ion implantation once the active area
isolation structures are already in place, thus preventing the problem of impurity
segregation. After the retrograde implant, thermal steps are kept to a minimum in order
to retain the original implant profile. Rapid Thermal Anneal reactors (RTA) have become
very useful for this. This prevents impurity diffusion towards the surface of the channel,
which would interfere with the designed threshold voltage[21].
Another major benefit of retrograde wells is a significant increase in device
packing density compared to twin well technology. Well lateral diffusion is practically
eliminated since no high temperature step is necessary after implantation. This allows for
more closely packed CMOS devices. The retrograde well technique is being used in the
most advanced devices and seems to be the trend for the coming years.
2.2.1.4.2 Lightly Doped Drains - High energy carriers and short-channel effects
As channel length dimensions get smaller, there is a reliability issue concerning
channel hot carriers due to the high longitudinal electric fields. Lightly doped drain
(LDD) FET structures were introduced to deal with this issue [25]. This structure creates
a series resistance within the source and drain terminals which help lower the value of the
electric field in the channel, thus reducing the energy of the channel carriers. Incidentally,
it was later shown that the LDD structures could also reduce another kind of short
channel effects: threshold voltage roll-off [22].
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At the saturation value of VDS , high electric fields are found at the drain end of
the channel. Figure 2.3 shows the channel lateral electric field values for both long and
short channel devices calculated in simulation [21].
-0.5 1.50.0 0.5 1.0
POSITION IN CHANNEL (um)
Figure 2.3. Lateral component of the surface electric field as a function of channel length.
The extremely large values of the electric field near the drain junction cause hot
carrier induced degradation in both p- and n-channels MOSFET due to impact ionization
of electron-hole pairs [19]. An electron, with energy in excess of the conduction band
minimum by more than the semiconductor bandgap, can transfer its energy to a valence
electron, thus creating an additional conduction electron and valence hole. A positive
feedback condition is created in which more impact ionizations occur. The resultant high
current is detrimental and can easily damage circuit components and it may even lead to
snap-back breakdown [25].
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Another problem with high-energy carries occurs as these encounter a
semiconductor-dielectric interface. Thin gate oxides separate the gate from the channel.
These gate oxides have been getting thinner as channel dimensions have been shrinking
in order to maintain adequate gate control over the channel. Ideally there should be no
flow of channel carriers into the gate dielectric since a potential barrier of 3.2eV prevents
these from reaching the oxide. But, as mentioned previously, the high electric fields
encountered near the drain end of a MOSFET create a certain amount carriers with
enough energy to surmount the silicon-silicon dioxide barrier and to jump into the gate
[26]. The number of carriers with enough energy to reach the gate terminal can be
measured by monitoring the gate current. Figure 2.4 shows such a measurement. For
fixed drain bias, the gate current peaks at a particular gate bias. The decline in gate
current beyond the maximum is due to the decreasing channel electric field with the
increasing gate bias.
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Figure 2.4. IG vs. VG with VD of 10V, 12V and 14V [26].
Carrier emission into the gate oxide will also lead to charge trapping within the
oxide. Although typical silicon dioxide films only trap about one percent of the total
number of injected electrons this results in a charge accumulation within the gate oxide,
which will affect MOSFET behavior [27]. The threshold voltage change of these devices
is minimal due to the highly localized trapping near the drain terminal [21].
It is also important to note that all the parameters that are scaled duringMOSFET
miniaturization, (i.e. drain junction depth x-} , the oxide thickness tox, and substrate doping
concentration Nsub) will affect the value of the electric field near the drain junction [21].
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The lightly doped drain (LDD) FET structure was introduced to lower the drain
electric field [25]. Figure 2.5 shows the fabrication sequence of these structures. A light
implant is done masked by the gate. The implantation dose of this LDD implant is about
two orders of magnitude less than that of the source-drain region. A conformal
deposition of silicon dioxide is done right after this ion implantation. A highly anisotropic
dry etch of the silicon dioxide will leave a spacer along the sidewalls of the gate. A final
high-energy implant is performed and the drain and source areas are formed.
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Figure 2.5. Fabrication sequence ofLightly Doped Drains.
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The LDD region provides a transition area between the channel and the highly-
doped source and drain. Thus, the electric field maximum is reduced since the potential
presents a more gradual transition. Figure 2.6 shows the lateral electric field component
in the channel with and without the LDD structure [36].
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Added advantages of LDD structures include the capability of generating self
aligned low-resistance silicided contacts, which will be explained later, and the reduction
of the Vt roll-off effect.
The reduction in threshold voltage with decreasing channel length and increasing
drain to source voltage is used as an indication of short-channel effects [18]. As
mentioned previously, due to the proximity of the drain to the source terminal, the gate
potential necessary to turn the device
"on" is lower. In addition, large values of VDS
30
cause a reduction in the potential energy barrier that opposes the entry of electrons from
the n+ source into the channel, in the case of an NMOS device. This reduction (known as
the Drain Induced Barrier Lowering or DIBL) makes the turn-on easier [24]. These two
effects are known as linear Vt and saturated Vt roll-off (DIBL) respectively. Figure 2.7
shows the two Vt roll-off mechanisms that affect a NMOS. The surface potential along
the channel is plotted for different channel lengths. While the turn-on surface potential
has been determined to 2<pF . As the channel length decreases the minimum surface
potential along the channel increases near the 2<pF value. Also as VDS is increased on
same size transistors, the minimum surface potential in the channel also increases.
s
Surface Potential
N+
Short channel. DIBL effect (Large VDS)
Short channel. Linear Vt roll-off
Long channel (Small VDS)
Channel Positi
N+
)S on
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Figure 2.7 Surface potential in the channel for long and short channel devices.
Linear and saturated Vt roll-off effects.
Typical Vt roll-off measurements used to characterize short channel effects of
CMOS transistors is shown in figure 2.8, this is done by plotting the effective channel
length of NMOS transistors and their threshold voltage [18]. A comparison of LDD vs.
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non-LDD devices with equal channel lengths has shown that LDD structures are
beneficial and reduce the VT roll-off effect [18].
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Figure 2.8. Typical threshold-voltage roll-off as a function of gate poly-Si length for a set drain voltage.
2.2.1.4.3 Shallow junctions - xy
In order to maintain long channel characteristics while scaling down the size of
MOSFET devices, a very shallow junction of the drain terminal is necessary. The
junction depth of this device depends on many factors, such as ion implant energy and
subsequent thermal treatments.
Arsenic is currently being used to create the n+/p junction on NMOSFETs.
Arsenic does not favor channeling because it is a heavy atom and as such it tends not to
travel deep into the Si substrate. A low energy implant results in a shallow junction of
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>0.1u\m. In another technique, in order to obtain abrupt ultra-shallow junctions, a pre-
amorphization of the silicon surface with species of opposite polarity has been used by
some researchers [12]. Ultra-shallow junctions have been obtained with pre-
amorphization by indium, followed with a low-energy arsenic implant. 50nm junctions
were created on the fabrication of this advanced nFET by [12].
The problem arises in the formation of the p+/n junctions of the PMOSFETs.
Boron has traditionally been used as the sole impurity doping to form p-type regions. B+,
being a small and light atom would require very small implant energies to create the
necessary shallow junctions, (i.e. 5-10KeV). This can be alleviated with the use of the
BF^ ion. Higher energy implants can be used since the
B+ ion only acquires 22% of the
BF1^ energy [28]. However, the main concern is the channeling of
B+ ion through the
Silicon crystal. BF+2 as the implanted species is also affected by this effect since it breaks
on impact [29]. Other techniques such as implantation through a thin Si02 layer,
crystallographic miss-orientation or the surface damage cause by the fluorine ions are not
efficient in suppressing the
B+
channeling [30]. This has been accomplished only by the
pre-amorphization of large atoms such as Si+,
Ge+ [30]. Shahidi and his team obtained a
junction depth of 60nm by preamorphizing the substrate with Sb+[12]. A low energy
BF2+
was then performed to obtain an abrupt shallow junction at a depth of 60nm [12].
Once this shallow-junction structures are created by means of ion implantation, it
is important not to disturb this distribution during the activation anneal. Rapid thermal
annealing has emerges as the solution to this concern. Using high-intensity arc lamps or
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laser sources, this method is able to separate the activation and diffusion of the implanted
ions [28].
2.2.1.4.4 Gate oxide integrity - tox
Thinner gate oxides are a requirement in scaling CMOS devices. A thinner gate
oxide will allows a faster and more efficient transistor action as well as reduced short-
channel effects.
However, gate oxide wear-out is one of the most menacing failure mechanisms of
MOS devices. The silicon dioxide insulator may break and create a conductive path
between the gate and the substrate, rendering the CMOS device useless. It is known that
higher electric fields across the insulating gate oxide lead to early oxide breakdown and
device failures. Figure 2.9 shows this oxide breakdown frequency distribution as the
electric field across the oxide is increased.
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Figure 2.9. Oxide breakdown frequency as a function of applied field.
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The earlier and almost immediate failures arise from gross defects within the
oxide film. These failures are usually easily detected, and the devices that have them, are
eliminated from the manufacturing product line. Another group of oxide samples will fail
at fairly high electric fields of >7MV/cm and may function properly for many hours. This
high field failure mechanism is known as intrinsic failure. It is well understood and
devices are designed so as not to operate in this region. The third group of oxide samples
is intermediate to the immediate failures and intrinsic populations. These devices abruptly
break at any fields between 2-6MV/cm after many hours of operation. This presents a
problem since CMOS miniaturization has resulted in most devices being operated in this
region. For example a typical 0.75|im process using a supply voltage of 5V employs a
gate oxide thickness of 15nm, i.e. 3.3MV/cm [31]. Another process utilizes a 3.3V supply
with 12.5nm gate oxide, 2.7MV/cm [32].
This breakdown mechanism is not fully understood although subtle defects in the
oxide integrity are presented as responsible for this behavior. This is presumed since the
intrinsic population assures us that defect-free silicon dioxide should be able to withstand
these intermediate electric fields.
Experimentally, current flow from the gate to the substrate material is observed
prior to intrinsic breakdown. This current flow through the insulator is associated to
Fowler-Nordheim tunneling. By this mechanism, electrons in the substrate (anode) tunnel
through the energy barrier into the oxide and drift to the gate (cathode) [21]. This
tunneling current is of the form,
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I = AE exp
2
f~B^
v* j
(7)
where E is the electric field and A and B are often termed constant. Thus, the oxide
current is exponentially dependent on the electric field. Experiments have shown that as
the electric field is increased, the gate current follows this exponential relation shown in
equation 7 up to the point of breakdown.
The intrinsic breakdown mechanism points to a Fowler-Nordheim electron
tunneling injection into the oxide in a high electric field, which leads to hole generation
by impact ionization and net hole trapping within the oxide. Thus, net positive charge
accumulation due to this high-field impact ionization, increases the cathode field so that
electron injection also increases. This positive feedback produces a local current density
that destroys the oxide structure [24].
Returning to the intermediate group of oxide breakdown, understanding this
breakdown mechanism is of outmost importance. As described previously, CMOS
miniaturization requires IC circuits to operate at field strengths of 2-7MV/cm. Sodium
contamination has been easily recognized a source of oxide breakdown. The positive
sodium ions tend to migrate towards the cathode, enhancing the local electric field and
thus increasing electron injection. This field enhancement continues until the oxide
breaks. It is also believed that oxide defects may effectively lower the barrier for Fowler-
Nordheim tunnel injection of electrons into the oxide conduction band. The breakdown
mechanism is then identical to that of the intrinsic group, only shifted to lower fields
[21].
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It is also important to note that thinner oxide should lead to reduced impact
ionization due simply to the limited spatial extent of the oxide conduction band in which
the electrons possess enough energy to ionize a valance electron. This indeed favors
MOS technology and miniaturization and contrasts against the increasing electric fields at
which gate oxides are operating.
A method to avoid oxide damage over time is to operate at lower electric fields.
Fowler-Nordheim injection has been determined to start at values of 4.5MV/cm. CMOS
devices are designed and their parameters adjusted to operate at electric fields below this
limit. It has also been determined that to obtain a better quality oxide, slow growth and
high growth temperature are desirable [33]. Finally,
"clean"
processing with minimal
contamination, maximum gettering and high-quality starting materials are all necessary in
order to obtain good quality, defect-free oxide [21].
2.2.1.5 Latest Developments
The development from sub 0.25um to 0.1 |im gate CMOS has been the interest of
research for many groups over the past few years. Several new manufacturing techniques
have been developed in order to overcome the scaling difficulties. These include the
advances described above such as retrograde wells, LDD structures, shallow junctions
and thin gate oxides in addition to dual doped poly gates, salicided contacts, nitrided gate
oxides and several novel device isolation techniques. Most of the papers reviewed here
present devices fabricated in research laboratories. The mass production of these, with
some exceptions, is still awaiting the introduction of lithographic advancements As such,
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the method used to determine the gate length has been specified whenever applicable.
Finally, this section concludes with a brief review of sub 0.1urn devices, which predicts
the transistors of the future up to the year 2010.
Shahidi et al. [12] reports in the fabrication of CMOS devices with a minimum
channel length below 0.1p.m to demonstrate the potential of this technology for the
manufacture of 0.15um CMOS transistors. Highly nonuniform channel doping and very
shallow drain/source extensions are used in a twin well process. The wells are doped with
Indium and antimony in order to obtain highly un-uniform doping profiles with implant
peaks are placed at about lOOnm under the channel via a high-energy implant of about
190KeV. The polysilicon gates are dual doped, which assures surface channel devices,
and patterned using e-beam lithography to obtain channel lengths bellows 0.1um. The
thin gate oxide thickness is only 4.5nm [12].
Ultrashallow source-drain junctions are obtained by preamorphization by indium
and antimony followed by a low energy implant of As (NMOS) and BF2 (PMOS)
respectively. Counter-doping with the preamorphizing species results in a more abrupt
junction and better device characteristics. The NMOS junction is approximately 50nm
from the surface and the PMOS is approximately 60nm from the surface. Thick spacers
are used to place the deeper heavily doped source-drain junctions far from the channel
and avoid short channel effects. A titanium silicide process is used over the drain and
source contacts to minimize source and drain sheet resistance [12].
The electrical results show good device parameters and characteristics. Electrical
parameters such as subthreshold slope, Vt roll-off, punch-through and Drain Induced
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Barrier Lowering which are usually affected by short channel effects, show acceptable
values. The subthreshold slope is 85mV/decade and 90mV/decade for the NMOS and
PMOS devices respectively for threshold voltages of 0.35V and -0.35V. Threshold
voltage roll-off is not observable above Leff of 0.07um and the drain-induced barrier
lowering is only 150mV and no punch-through is observed [12].
Y. Mii et al. [14] worked on a high performance sub-0.lp.rn channel
NMOSFET's. Ultrathin gate oxides (3.5nm), retrograde channel doping profile, shallow
source-drain junctions and low series resistances are the tools used to fabricate these
devices. A room temperature delay of 11.3ps/stage is reported, which is the fastest
switching speed reported to date of publication for any silicon devices at room
temperature. The cutoff frequency of these devices is 94GHz at 300K and 119GHz and
85K, which is accomplished with lowered capacitance values. Good subthreshold
characteristics are also reported with minimal short-channel effects [14].
In 1995, Yukio Okazaki et al. [34] reports on the fabrication of a dual poly-Si
gate CMOS process involving separate depositions of in-situ doped
n+
and
p+
poly-Si for
the NMOS and PMOS transistors respectively. These transistors have effective channel
lengths of 0.2jxm and at thin gate oxides of 3.5nm. This paper presents a CMOS oscillator
cut-off frequency of 5.78GHz [34].
Dual doped poly-Si, as mentioned previously, assures surface channel behavior
and better gate controllability. The gate material must be doped as
p+
type in order to
create surface channel PMOS devices. The main concern is boron diffusivity trough the
polysilicon gate and penetration into the thin gate oxide. A nitrogen-doped Poly-Si layer
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is used here to prevent boron penetration. This layer is deposited by (low pressure
chemical vapor deposition) LPCVD prior to the deposition, also by LPCVD, of the
boron-doped poly-Si layer. This (multilayer boron nitrogen) MBN-gate structure
effectively suppresses boron penetration. No other high temperature processes are
required to implant the gate material, thus the diffusivity of boron is minimized [34].
In addition, shallow trench isolation (STI) is used to separate the active areas of
each device. The thin 3.5nm gate oxide is grown at 800C in dry 02. As opposed to
optical lithography, synchrotron X-ray lithography is used to define the 0.2um channel
lengths, which makes these devices expensive to mass fabricate. The shallow n+ and p+
source-drain junctions are formed by low-energy BF2 implantation with Si
preamorphization and low energy As implantation followed by rapid thermal annealing at
950C for 15 seconds. Both junctions show abrupt profiles and depths of 80nm [34].
Silicon on insulator (SOI) has become the preferred method of isolation for sub-
0.2jim devices. Stephan Pindl et al. [35] reports on a process for the fabrication of
0.13fim transistors with excellent electrical characteristics. Both PMOS and NMOS
devices down to Leff of 0.13um show excellent threshold voltage roll-off characteristics
and steep subthreshold slope. These are characteristics of well functioning devices
successfully avoiding short-channel effects [35].
The advantages of SOI processing for low-power and high-performance
application at supply voltages of 1.2V and below are promising. Some of the main
benefits of this technology include reduced parasitic capacitances, simple isolation
process, high integration density and the elimination of the need for wells [35].
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The fabrication process is also simplified. It includes a 4.7-nm gate oxide, which
is grown after substrate implantation for threshold voltage adjustment, followed by a 300-
nm poly-Si gate, which is deposited and then patterned. The source and drain are formed
by lightly doped drain implantations with arsenic for NMOS and boron for PMOS. An
activation anneal is performed using rapid thermal anneal at 1050C for 10 seconds [35].
The devices are then tested for functionality and their response to short channel
effects is investigated. The electrical tests show no short channel effects on devices with
threshold voltages of 0.31V and -0.36V and subthreshold slopes of 75mV/dec and
80mV/dec for NMOS and PMOS respectively were obtained [35].
A 0.07pm CMOS with a 9.5-ps gate delay and cutoff frequency of 150GHz is
presented by Clement Wann et al. [15] as the first ever room-temperature sub- 10 ps
inverter ring oscillator ever reported. These CMOS devices and circuits are fabricated
both on bulk Si and Silicon On Insulator (SOI) substrates. As described previously, SOI
substrates guarantee good device isolation and improved device characteristics. The gate
level was patterned using X-ray lithography allowing fine pattering down to 0.068um
with 2.7nm thin gate oxide.
The high performing PFETs, with Leff of 0.085|im are responsible for this high
speed ring oscillator, as well as the reduction in parasitic resistances and capacitances of
short-channel devices by reducing the thermal budget. Shallow source and drain with
abrupt profiles in both the vertical and the lateral directions is the key to reduce overlap
capacitances and series resistances ofbulkmaterials. On a 1.8V power supply, a PFET I
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of 360 uA/um, which is also the highest ever reported, is the main characteristic of this
high performance transistor [15].
Y. Ma et al. [30] studies the possibility of copper as the gate electrode material.
With increasing use of copper in the back end of the line, they render useful the
investigation of this material as the gate electrode due to its reduced sheet resistance and
easy implementation. It is also used to study copper diffusion barriers and the effect of
copper diffusion into the device active area.
Copper is deposited by LPCVD after source and drain have already been formed
with the use of a dummy Si3N4 gate. This gate is then replaced with copper via LPCVD
and CMP using TiN as the barrier material. Thus, the maximum temperature after copper
deposition is 400C, well within the capability of current barriermetal technology.
The electrical results show excellent transistor characteristics and low
subthreshold leakage, which suggest no copper contamination of the channel region. This
study shows the possibility of again using metals as gate electrodes, a trend which is
currently being investigated by several groups.
In order to investigate the limits of scaling, Kawaura et al. [37] published recently
an important paper. In this paper short-channel effects of extremely shallow source and
drain extension junctions made by inversion layer were studied down to 0.0014jim.
Figure 2.10 shows how this is accomplished with the used of a second poly-Si gate. This
second gate inverts the surface under it creating very shallow extensions of the n-regions.
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Second poly gate
Poly gate
N+ N+
Figure 2.10. Inversion layer junctions [31].
Due to the high resistance of the source and drain layer, the drain current is two or three
orders of magnitude smaller than the conventional MOSFET's, but the short-channel
effects are strongly suppressed. Empirically, the limit of the short-channel suppression
was estimated to exist between 0.049 and 0.017um [37]. Simulations have shown that a
0.025|lm device with 1.5-nm gate oxide and junction depths of 10-nm would work
properly. Thus, after analyzing these simulations and findings, the limit of scaling has
been set to a channel length of 0.025um [7].
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Leff Xj Tox Gate def. Subthreshold Slope Comments
PMOS NMOS
[6] 0.1pm 50-60nm 4.5nm E-beam 85mV/dec 90mV/dec Ret. wells
LDD's
[8] Sub-
0.1pm
Shallow 3.5nm - - Ret. Wells
LDD's
[28] 0.2pm 80nm 3.5nm X-ray - Ret. wells
LDD's
[29] 0.13pm Shallow 4.7nm 75mV/dec 80mV/dec Ret. wells
LDD's
[9] 0.07pm Shallow 2.7nm X-ray - Ret. wells
LDD's
[31] 0.025pm Junction
extensions
0.0014um
1.5nm Simulation Inverted
junction
extensions
Table 2.3. Comparison of advanced processes.
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2.2.2 RIT's CMOS P-well Process [38,39]
Students from the Microelectronic department are currently using RIT's CMOS
P-well Process as an educational tool. Students in their final year take the IC
Manufacturing Laboratory using a student-operated factory. In order to assure success
and continuity in the completion of the process a series of aids have been place to support
this course. One of the major tools used to keep track of the progress of the wafer lots
under fabrication is MESA (Manufacturing Execution System Application). This
software allows students to store data as well as monitor the different process steps. It is a
key player to the successful completion of the complete process. References are made,
when appropriated, to the utilization ofMESA throughout the following sections.
The major characteristics of this process include: A design lambda of 2.5um,
which renders transistors with minimum length of 5pm. A p-well is built in an n-type
starting substrate to hold the NMOS transistors. The devices are isolated with Local
Oxidation of Silicon (LOCOS). The polysilicon gate is doped n-type which results in
surface channel NMOS and buried channel PMOS devices. It has 9 photolithographic
steps, including well, active, channel stop, NMOS Vt adjust, Poly, P+ D/S, N+ D/S,
Contact Cut andMetal.
The process flow has been divided in four major sub-sections: substrate
preparation, transistor building, interconnect and test. Each process step is mentioned and
its functionality explained. Process details have been included so as to compare these to
the RIT's Sub-Micron CMOS Process, which is presented in detail in section 2.1.3. The
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recent electrical results obtain in testing are presented in the final sub-section. Finally,
these results are summarized by listing the extracted SPICE process parameter.
2.2.2.1 Substrate Preparation
N-type wafers are used as the starting substrate. Once the wafer manufacturers
data has been entered in MESA each of the 3-wafers from the lot are scribed with a
unique number and ID. The wafers are then electrically tested and the resistance value of
the substrate is noted and compared to the spec values from the manufacturer.
The wafers are cleaned and an alignment oxide of 5 ,000A is grown in a steam
ambient at 1100C for 50 minutes. Care is taken not to damage the wafers during
temperature ramps by using a wafer loader.
This alignment oxide is patterned with photoresist and buffered oxide etched
(BOE) so as to determine the p-well areas. These areas are then doped with Boron ions
using an implant energy of 50KeV and a dose of 2.8E12/cm .
The resist is then removed and the wafer surface is cleaned before the long well
drive-in. The well drive-in is done at 1 125C and starts with 4hrs in 02 ambient to cap the
impurities, which were just implanted, and to avoid Boron out-diffusion, followed by 20
hours in inert N2 ambient to drive the impurities into the substrate and create the well.
Once the p-well has been created, the isolation process begins. All the oxide
grown during the last anneal is removed with a wet oxide etch. Then a pad oxide of 500A
is grown followed by a Si3N4 deposition of 1,500A. The oxide serves as a stress relief and
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a etch stop for the nitride. The thickness of both of these layers has been optimized to
effectively reduce any nitride stress induced damage on the Silicon substrate.
The active areas of the device are then patterned and defined by removing the
nitride from the areas where the isolation field oxide will be grown, thus local oxidation
of Silicon (LOCOS). This is done by plasma etching the nitride with SF6.
A channel stop implant is put in place in the outermost area of the active regions
before the LOCOS field oxide is grown. This will prevent surface inversion below the
field oxide due to oxide charge, which would result in device shorting. This is done with
a fairly high-energy implant of lOOKeV of Boron with a dose of 8E13/cm2. The high-
energy implant positions the Boron ions deep into the Silicon substrate so that they
remain there when the isolation field oxide is grown, avoiding excessive Boron
segregation into the oxide.
The LOCOS field oxide is grown at 1100C for 210min in steam ambient. The
target thickness is 10,000A, which prevents any parasitic field transistors from forming
with the supply voltage of 5V.
The remaining nitride, which has prevented the thick LOCOS oxide from growing
in the active areas, is stripped in a SF6 plasma etch. Finally, the underlying pad oxide is
also wet etched in BOE. Substrate preparation is now completed and the wafers are
prepared for transistor formation. Figure 2.12 shows a cross section of the process at this
step (not to scale).
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p-well
Figure 2.11. Process cross-section after substrate preparation.
2.2.2.2 Build Transistors
The first step towards transistor building is to adjust the substrate concentration of
both NMOS and PMOS. This is done by placing the peak of an ion implantation right at
the surface of the Silicon. The energy of these implants is determined by the thickness of
the masking oxide that is grown prior. This oxide, called Kooi oxide, named after the
scientist who developed it, also serves as a recovery oxide to the nitride stress damage.
The doses of these implants have been optimized so that the threshold voltages of the
transistors are +1V of the NMOS and -IV for the PMOS device. The PMOS substrate is
implanted with Boron ions at a dose of lEll/cm2 with energy of 60KeV. The NMOS
devices receive a slightly higher implant dose of
l.lE12/cm2 Boron ions with the same
energy. The thickness of the Kooi oxide needs to be closely monitored due to the
importance of these implants. It is targeted at 1,000A, grown at 900C for 45 minutes in
steam ambient.
Once it has served its purpose, the Kooi oxide is etched away. Then the most
important oxide is grown. The thin gate oxide is targeted to 500A in these devices. This is
oxide is grown at 1000C for 45 minutes in a dry 02 ambient.
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Shortly after the polysilicon gate is deposited via a Low Pressure Chemical Vapor
Deposition (LPCVD) reactor. The thickness of this layer has been determined so as to
being able to mask the high energy, high dose, source and drain ion implants. A thickness
of 6,000A has been shown to be sufficient for this task. The gate polysilicon is then
heavily doped using an infinite source such as n-type spin on dopant (Phosphorous rich).
As opposed to ion implantation of high doses on a medium current Ion Implanter, this is a
short process, which saves processing time. The doped polysilicon is characterized by
measuring its sheet resistance and recording it inMESA.
The polysilicon gate is then patterned and etched. This is the most important
photolithographic step since it will determine the gate length of the transistors. The gate
is dry etched in a mixture of SF6 and 02. The minimum resolved gate length is monitored
and recorded in MESA.
The next step is to define and create the PMOS drain and source areas. This is
accomplished by masking with photoresist the n+ areas and implanting a dose of
2E15/cm2
of
BF2+ ions with an energy of 150KeV. The effective energy of the Boron
ions is only 33KeV with a short projected range into the Silicon.
To create the NMOS drain and source, a Phosphorus implant dose of 4E15/cm at
lOOKeV of energy creates heavily doped and low resistance areas. Similarly to the
previous step, the p+ areas are masked out of this implant with
photoresist.
These two ion implantations are activated with a 1000C anneal in inert N2
ambient for 30 minutes. This anneal recovers the Silicon lattice from the damage induced
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by the high dose implantation and more abrupt junctions, which render better working
devices. Figure 2.12 shows the completed transistors (not to scale).
Figure 2.12. Process cross-section. Completed transistors.
2.2.2.3 Interconnects
Once transistor fabrication is complete, connections are made to create more
complex circuitry and devices. An isolation oxide layer is deposited via LPCVD at a low
temperature of 400C, this assures no impurity diffusion that could affect the junction
depth of the drain and source areas, thus affecting the functionality of the transistors built.
The thickness of this isolation layer is set to 3,000A, which is enough to isolate the
polysilicon and the metal layers.
Contact cuts are plasma etched through the isolation oxide to both polysilicon and
active areas. A mixture of SF6 and CHF3 is used for this purpose. Care must be taken not
to over etch through the polysilicon and it is recommended to leave some amount of
oxide. This is later removed by a quick wet oxide etch in order to assure good contact to
the Aluminum metal.
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7,500A of Aluminum is sputter deposited and patterned with wet Aluminum etch
(Phosphoric acid) to create the interconnections. This Aluminum will fill the contact cut
holes fairly easily due to their large size. To complete the process, the contact resistance
to the active areas is improved with a final sinter at 450C in forming gas (N2/H2)
ambient. Figure 2.13 shows a not-to-scale cross section of a finished inverter device.
Figure 2.13. Process cross-section. Completed inverter device.
2.2.2.4 Test
The completed lots are electrically tested and evaluated. The HP-4145
Semiconductor Parameter Analyzer is used for this purpose. This tool allows the students
to extract important parameters that characterize the process as well as the devices
fabricated. The name of the different structures and the parameters extracted from each of
them is listed in table 2.4. The test-chip layout and the location of each of the test
structures are presented in figure 2.14 [43].
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Parameters Extracted
N+D/S
Van Der Pauw RHOS, N+ D/S
P+D/S
Van Der Pauw RHOS, P+ D/S
PWell
Van Der Pauw RHOS, P Well
POLY
Van Der Pauw RHOS, POLY
Metal
Van Der Pauw RHOS, METAL
Metal-Poly
Cross Bridge Kelvin Metal-Poly Contact Conductance
Metal-N+
Cross Bridge Kelvin Metal-N+ Contact Conductance
Metal-P+
Cross Bridge Kelvin Metal-P+ Contact Conductance
NMOS (W/L)
32pm/6pm
Subthreshold Isub-
Vt Gm Lambda slope min Isub-max
Subthreshold Isub-
Vt Gm Lambda slope min Isub-max
PMOS (W/L)
32um/6um
Field NMOS Field threshold Voltage
Field PMOS Field threshold Voltage
CMOS Inverter
Vil, Vol
Vih, Vil
Vinv, Imax
Ring Oscillator Gate delay
Tabel 2.4. Test structures and parameters extracted in the RIT P-Well CMOS Process
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1 RHOS.P+DS
2 RHOS, N+DS
3 RHOS, POLY
4 RHOS, PWELL
5 RHOS, METAL
6 Gcmetal-poly \ $ NMOSFET
7 Gc mctal-n+ 10 PMOSEET |
8 Gcmeta!-p+
11 NMOSFET FIELD OXIDE <
12 PMOSFETJIELD OXIDEON SUB
13 Inverter
14 Ring Oscillator
Figure 2.14. Test-chip layout for the RIT P-Well CMOS Process.
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Van Der Pauw test structures are used to calculate the sheet resistance of the
different silicon layers. This extracted value is compared to the expected doping
concentration value to investigate any deviance in the final product. Flowing a
determined amount of current through two terminals of the structure and monitoring the
voltage difference at the opposite terminals allows the extraction of the resistance value
of the thin film (figure 2.15). The Sheet Resistance value is then calculated using the
(YI-V2)
following formula, Rs = rJL.)
In 2
m per pn
j ^0<)
/>::: "%k
m
VI
f :
Jm V2
P*
Figure 2.15. Van Der Pauw structure used in Sheet Resistance extraction.
Cross Bridge Kelvin test structures follow a similar concept. In this case, the
current flows from one layer to another through the determined contact cut under test.
The voltage difference at the opposite terminals would be a function of the resistance of
the contact and the current flowing through it. Figure 2.16 shows this concept and the
relationship that is used to calculate the
conductance value. Larger size contacts have
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higher conductance value than smaller contacts. Several contact sizes are tested. Figure
2.17 shows the layout structure of a 4pm by 4pm contact from metal to poly.
Gc =
Rc= - z ohms
I 1
(V1-V2) WlxW2 mhosW
^VYVW.
Figure 2.16 and 2.17. Cross Bridge Kelvin test structure for contact resistance and layout.
A NMOSFET transistor layout is shown in figure 2.18. Although different size transistors
are available throughout the test chip, the standard size tested has a width of 32pm and a
length of6pm. The same applies for the PMOSFET tested.
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Figure 2.18. NMOSFET layout structure.
The parameters extracted from the transistor structures include threshold voltage,
tranconductance, lambda, sub-threshold slope, leakage and maximum sub-threshold
current. The extraction of these different parameters requires different test set-ups that
monitor the characteristic of interest.
The threshold voltage value is extracted by setting the drain voltage to 0.1V,
ramping up the gate voltage from OV to 5V and monitoring the drain current. The Vt
value is determined by extrapolating a tangent line from the point of maximum slope to
the x-intercept. This gate voltage value is the threshold voltage. The transconductance
value (gm) is also extracted from this test by monitoring the change in drain current over
the change in gate voltage at its maximum value.
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A family of curves test is done to extract the lambda value. This test is performed
by sweeping the drain to source voltage from OV to 5V and stepping the gate voltage in
increments of 0.5V. The drain current is monitored for the different gate voltages while
sweeping the drain voltage. The effect of varying the drain voltage once the devices reach
saturation should be insignificant. At this point, the saturation current should stay at a
constant value. Lambda is calculated by measuring the slope of the saturation current and
its intersection with the x-axis. This value, usually a large negative voltage value, is
inverted to return a small lambda value.
The subthreshold slope value is calculated by monitoring the drain current before
the transistor turns on. The gate voltage is wept from OV to 5V and the drain current is
monitored using a logarithmic scale. The slope and the range of this curve per decade will
determine how fast and how effectively the transistor is able to turn "off (leakage) and
'on' (Imax).
Table 2.5 summarizes the results of the most recent completed lots fabricated with
the RIT P-Well CMOS Process. No statistics are kept on the parameters since the volume
of devices that are actually finished is very small. The large deviation of these values
should serve as an indication of the amount of processing errors and what areas of the
process need improvement [42].
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Lot Number
F970117 F970317 F970414 F960319 F960909 F970924
Pmos Vt (V) -1.38 -0.876 -1.3 -1.27 -0.307 -1.10
Lambda (V1) 0.06 0.11 0.37 0.025 0.0249 0.0213
Gm (pmho) 2.84 3.5 5.04 2.76 4.11 3.23
Imax (Amps) 1E-5 1E-5 1E-5 1E-5 1E-5
Sub Vt Slope
(mV/dec)
71 185 200 92 70 96
Imin (Amps) 1E-11 1E-9 1E-6 1E-12 1E-9 1E-11
Pmos Vt-field -8 -8 -8 -6 -7
W/L (pm/pm) 32/16 32/16 32/16 32/16 32/16 32/16
Nmos Vt (V) 0.36 1.15 1.55 0.845 0.82 0.89
Lambda (V1) 0.004 0.Q16 0.014 0.023 0.03 0.0286
Gm (pmho) 14.4 29.6 44.9 25.2 32.0 27.0
Imax (Amps) 1E-4 1E-4 1E-4 1E-4 1E-4
Sub Vt Slope
(mV/dec)
92 124 100 105 135 200
Imin (Amps) 1E-12 5E-10 1E-10 1E-12 3E-9 2E-8
Pmos Vt-field 20 24 16 14 24
W/L (pm/pm) 32/16 32/16 32/16 32/16 32/16 32/16
Table 2.5. Summary of recent RIT P-Well CMOS Test Results [42].
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2.2.2.5 SPICE Parameters
There are many SPICE (Simulation Program for Integrate Circuit Engineering)
parameter models. The Level 1 model by Schichman and Hodges, although inaccurate on
subthreshold regime simulations, is quite good for first hand approximations and long
channel device operation. There are more complex models that better approximate the
operation of more advance devices such as short channel devices or different regions of
operation such as subthreshold or models that are developed for noise calculations. The
Level 1 model allows students to successful simulate the devices fabricated using the RIT
P-Well Process accurately since only long channel devices are fabricated [4].
The SPICE Level 1 model for MOS transistors parameters used to simulate the
RIT P-Well Process are:
l.LEVEL=l 7.RD 13.CGSO 19.CLSW 25.NFS
2.VTO
3.KP
4.GAMMA
5.PHI
6.LAMBDA
8.RS 14.CGDO 20.MJSW
9.CBD 15.CGBO 21.JS
10.CBS 16.RSH 22.TOX
ll.IS 17.CJ 23.NSUB
12.PB 18.MJ 24.NSS
26.TPG
27.XJ
28.LD
29.UO
30-41. PARAMETERS FOR SHORT CHANNEL AND NOISE (Use SPICE defaults)
These Parameters are explained below:
1. LEVEL=1 Schichman-Hodges Model
2. VTO. Zero bias threshold voltage. Let SPICE calculate from NSUB, TOX unless a
VT adjust implant is used to the VTO at some value.
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3. KP. Transconductance parameter. Let SPICE calculate from UO and COX'.
KP =UOCOX'=UO^-
TOX
4. GAMMA. Bulk threshold parameter. Let SPICE calculate from UO and COX'.
GAMMA =
.
fn NSUB }
21-ro cox-2
X J
5. PHI. Semiconductor potential. Intrinsic level to Fermi level difference in Volts. Let
KT
SPICE calculate. PHI =In
NSUB}
v m J
6. LAMBDA is the channel length modulation parameter. Slope in saturation region
divided by Idsat. X =
Idsat
7. RD. The serried drain resistance can either be given as a resistance value or thorough
RSh, the drain/source sheet resistance, and the number of squares NRS. NRS is
extracted from the device layour. RSH is measured by the Van Der Pauw structures.
8. RS is the series source resistance and is calculated similarly to RD, above.
9. CBD. Zero bias bulk to drain junction capacitance. Let SPICE calculate from CJ,
CJSW and AD (area of drain) and PD (perimeter of drain).
CBD = CJAD + CJSW PD
10. CBS. Zero bias bulk to source junction capacitance. Let SPICE calculate similarly as
above. CBS = CJAS + CJSW PS
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11. IS. The bulk junction saturation current in the ideal diode equation.
( qv* \
I = IS exp
CT
- 1 SPICE calculates from IS = JS(AD +AS)
12. PB. The junction built in voltage. Let SPICE calculate from
PB =
KT
In
NSUB
V m J
+ 0.56
13. CGSO. The gate-to-source overlap capacitance (per meter channel width). Calculated
CGSO = COX '(mask overlap in L direction + LD) F/m
14. CGDO. The gate-to-drain overlap capacitance (per meter channel width. Calculated
CGDO = COX '(mask overlap in L direction + LD) F/m
15. CGBO. The gate-to-bulk overlap capacitance (per meter channel width. Calculated
CGBO = COX '(mask overlap in W direction) F/m
16. RSH. Drain and source diffusion sheet resistance. Measured form the Van Der Pauw
structures.
17. CJ. The zero bias bulk junction bottom capacitance per square meter of junction area.
'2-eSi-{(j>F-VA)'
CJ =r
-i-MJ
q-NSUB
18. MJ. The junction-grading coefficient. MJ=0.5.
19. CJSW. The zero bias bulk junction sidewall capacitance per meter of junction
perimeter. CJSW = CJXJ
20. MJSW. The junction-grading coefficient. MJSW=0.5
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KT
Where D = ju and L = {Dt),0.5
21. JS. The bulk junction saturation current density in Amperes per square meter.
,c J Dp Dn ]JS = qni - I
NDLp NALn
22. TOX. The gate oxide thickness. Measured in process by ellipsometer or reflectance
spectroscope.
23. NSUB. The substrate doping is given by the wafer manufacturer or measured by four-
point probe technique. IN both cases NSUB is given indirectly by the resistivity,
RHO. RHO = -. r Where /x(N) is the mobility as a function of doping
concentration.
24. NSS. The surface state density. This parameter is used in the calculation of the zero
bias threshold voltage. VTO can be obtained empirically from the electrical testing of
the transistor and NSS calculated indirectly.
25. NFS. The fast surface state density. Usually left at zero.
26. TPG. Type of gate. For aluminum TPG=0, for n+poly TPG= 1 , for P+ poly TPG=- 1 .
27. XJ. The metallurgical junction depth. Measured by groove and stain techniques or
SIMS analysis.
28. LD. Lateral diffusion distance. From process knowledge.
29. UO. The surface mobility. Taken as Vz the bulk mobility or extracted from a long
channel transistor with large channel length so that k is small and the lateral diffusion
can be neglected. Then, using the ideal saturation current equation and knowing all,
iDsat=*^(vG-vTY(i+*-vDS)Dsat 2L
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30-41. Parameters associated with short channel devices and noise in MOSFETs.
Thus, the parameters used in simulating devices fabricated using the RIT P-Well
CMOS Process for NMOS and PMOS transistors can be calculated and introduced into
the model file for the specific SPICE simulator that is being used. This results in an
accurate prediction of the device behavior. The model file for a NMOSFET and a
PMOSFET are as follow,
NMOS with L=6pm
.MODEL NMOS LEVEL=1 VTO=1.0 LAMBDA=0.02 PB=0.91
CGSO=1.38E-10 CGDO=1.38E-10 CGBO=5.18E-10 RSH=25 UO=1046
CJ=3.02E-4 MJ=0.5 CJSW=4.53E-6 MJSW=0.5 JS=5.4E-3
TOX=500E-10 NSUB=1E16 NSS=1E11 TPG=+1 XJ=1.5U LD=0.5U
PMOS with L=l 6pm
.MODEL PMOS LEVEL=1 VTO=-1.0 LAMBDA=0.017 PB=0.85
CGSO=1.38E-10 CGDO=1.38E-10 CGBO=5.18E-10 RSH=40 UO=280
CJ=9.87E-5 MJ=0.5 CJSW=9.87E-11 MJSW=0.5 JS=1.2E-3
TOX=500E-10 NSUB=1E15 NSS=1E11 TPG=+1 XJ=1U LD=0.2U
In conclusion, SPICE models have been generated for simulation. The SPICE
parameters have been extracted from electrical testing of specific test structures. These
models, although simple, are being used for device simulation to accurately predict the
behavior of complex circuitry. Even though a more complex analysis and a higher level
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SPICE parameters could be extracted, the LEVEL 1 model gives students the necessary
understanding of the simulation systems. A higher degree of complexity could be
overwhelming for the allotted course time of three months.
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2.2.3 RIT's Submicron CMOS Process
The design and simulation ofRIT's Submicron CMOS Process is presented in this
section. This work has been developed over the past year by graduate student Suraj
Bashkaran as partial requirement towards the completion of a Master of Science degree
in Microelectronic Engineering [44]. This work demonstrates a process capable of
producing working transistors with a channel length of 0.5pm.
This section starts by looking at design considerations used to define the device
parameters valid for a 0.5pm CMOS process. The fabrication process is also outlined
taking special interest in the new and modified processes that affect the critical designed
parameters. The submicron CMOS process shares many of the processing steps with the
current P-Well CMOS Process but new processes have to be developed mainly for
diffusion dry etching and lightly doped drain/source extensions.
The layout of the test chip is also presented in this section. Many of the structures
used in the P-Well CMOS Process have been included in the new process; in addition to
newly design features that allow for investigation of short-channel effects, defect
reduction and gate oxide integritymeasurements.
Device simulation is performed using Microtec 2D Process/Device simulator
form Siborg Systems. Some of the resultant doping profiles such as LDD junction depths
and well junctions are simulated. The device functionality is also simulated as well as the
subthreshold characteristics. The final simulation results are presented at the end of this
section.
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2.2.3.1 Submicron CMOS Design
The design considerations start by looking at the defined values that are
physically constricted. The power supply is set to 5Volts and the projected size of the
channel length transistor is set to 0.5pm. The first parameter that can be extracted from
these restricting values is the gate oxide thickness. Since it is important to avoid the
exposure of the insulating gate oxide to high electric filed values. Fowler-Nordheim
tunneling has been determined to start at field of >4.5 MV/cm [44], thus setting a safe
limit of 4MV/cm and calculating the field across this oxide by equation 2.8,
'=FT=^=125i (2'8)
cm
In order to relax this parameter even more, the gate oxide thickness is set to 150A.
This gives a maximum electric field of 3.3MV/cm, which is well below the Fowler-
Nordheim tunneling region.
The value of the background concentration for an NMOS device is calculated by
defining a target threshold voltage. Typical 1-pm CMOS devices are designed for aV
of 0.8Volts [2]. This is also the target NMOS threshold voltage defined for this process.
Then by applying the threshold voltage equation (2.9)
Vm=VFB+%+7^ (2.9)
and knowing the oxide capacitance C'ox (equation 2.10)
C = s'2 (2.10)
ox
t
ox
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and by iterative calculations of the background-doping-dependent values such as the
metal-to-semiconductor work function difference Oms for a n+ polysilicon gate (equation
2.11),
Tms rm rs An-t Polu
Zn+-P0,u+-T- + <PF (2.11)
where the Fermi potential Of is (equation 2.12),
A kT, NA
<j)F = In
q n,
(2.12)
the surface potential value <; formoderate inversion (equation 2.13),
Y,=20F+40, (2.13)
the flat band voltage value VFb (equation 2.14),
-&- ox
VFB=0 -FB Tms
c\
(2.14)
and the characteristic value gamma of the transistor y (equation 2.15),
(2.15)p-q-si^y=-*
C'
the doping background concentration value of the NMOS transistor NA can be
determined [3]. In this study this calculated value is
NA=1.0E17/cm3 for a threshold
voltage Vtn of 0.8Volts.
Determining the background doping concentration allows studying the empirical
relationship presented in section 2.2.1, which helps determine whether short channel
effects will occur (equation 2.1).
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Lmia=OAh[xjtox{ws+wd)2]n
(2.1)
This Lmin value is constricted by the depth of source and drain junctions, which has been
set to aminimum of 0.4pm from processing restrictions. The value of wd and vt^can also
be determined by equation 2.2 to be 0.1pm.
\2eSi {2<pF)
w<i=J ~ (2.2)
V 1Na
This results on a value Lmin=0.39pm, which assures proper device operation and
avoidance of short channel effects since the minimum size of the designed devices is
0.5pm.
A series of calculations are made to verify the feasibility of this design once the
background doping concentration has been calculated determined. These calculations are
later verified in simulation.
One of the most important parameters, the subthreshold slope or swing is
calculated first. This parameter is important since it determines the amount of gate
voltage that is required to effectively turn the device
'on'
and 'off. The more voltage
required per decade of current the slower the device responds to gate potential changes.
For this device the value of the subthreshold slope is calculated to be 90mV/decade,
which falls in the typical range for this device.
The maximum full drive current is also calculated as an indication of the drive
capabilities of the device as a function of its width Z. The designed 0.5pm NMOS
devices show amaximum current drive of 0.69mA/pm ofZ.
68-
As a final calculation to verify the functionality of the design, the lambda I value
is also calculated. This value is extracted from the intercept 'Early' voltage. In this case
a.=0.066
V"
from VA=-14.96V, which is about three times the rail supplied voltage. This
assures a properly operating NMOS current source in the saturation regime with little
dependence on the drain bias. Thus, minimum short-channel effects are expected.
2.2.3.2 Submicron CMOS Process
The strategy utilized in the transition from the P-Well CMOS Process to the
Submicron CMOS Process is to transfer from one to the other as many of the process
steps as possible. In order to accomplish this, some of the standard MOSIS rules have to
be modified during the layout design of the devices. As a further and proposed
improvement, the complete MOSIS compatibility should be achieved. Students must be
made aware that MOSIS rules do not apply and they must be modified for properly
functioning devices. These layout considerations are explained in section 2.2.3.3.
This process flow has been divided in sections just as the P-Well CMOS Process;
substrate formation, build transistors, interconnects and test. Process developments,
which are needed for the successful completion of this project, are outlined. Process
simulation results are also presented throughout this section.
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2.2.3.2.1 Substrate Preparation
The process starts just as it did with the P-Well CMOS Process. A three-wafer lot
is started by characterizing the starting substrate with a resistivity measurement and
labeling each wafer with a unique ID number.
As a major process change both NMOS and PMOS devices are formed in their
own tub or well. A twin-well process is necessary to achieve better control of the
substrate background concentration of each of the devices. The n-well is defined first by
photolithography and etching techniques. The n-well implanted dose, which along with
the junction depth of the well defines the background doping concentration, is of
2E12/cm of the P31 ions at an energy of 150KeV. Local Oxidation of Silicon is
performed to grow a thick oxide over the newly created n-well. This oxide will also mask
the p-well regions, which receive a dose of 2.5E13 ions of
Bll/cm2
at 50KeV. These
impurities are then driven-in to form the twin tub structure and define both well depths.
The n-well junction has been simulated with this process to 2.47um and the p-well
junction to 2.78pm as seen in the Microtec simulation output of figure 2.20. These
figures also include the junction depth of the heavily doped drain and source areas, which
are explained later.
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Figure 2.19. P-Well and N-well doping profiles after drive-in along with D/S junction depths.
After removing all the oxide grown during the twin-well drive-in, the LOCOS
isolation process is started. After defining the active areas following the process currently
used in the P-Well CMOS Process, a channel stop implant is also put in place with the
same dose and energy conditions. The LOCOS field oxide is grown to only a thickness of
6,000A as opposed to the 1pm thick oxide grown before. This thickness is enough to
effectively isolate the conductive materials. The Si3N4 layer used in this process is
removed as well as the pad oxide. A Kooi recovery oxide is also grown and immediately
stripped. Figure 2.21 shows a cross-section of both p-well and n-well after this process
step. The substrate is now ready for transistor building.
Field Oxide
p-well
Field Oxide
n-well
>
Figure 2.20. Process cross-section after substrate preparation.
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2.2.3.2.2 Build Transistors
Due to the presence of two independently defined wells, no threshold adjust
implants are necessary for this process. This saves times but relies on the proper
formation of the twin-wells for proper device operation.
The always-critical gate oxide is grown next. The thickness of this oxide must be
closely controlled and monitored as well as its quality. In order to obtain a high quality
oxide a TCA clean of the furnace where the oxide is to be grown must be performed. This
clean utilizes Chlorine as a neutralizing agent of mobile Sodium and Potassium ions.
These mobile ions are responsible for early oxide breakdown and threshold voltage shifts
and their presence in the gate oxide layer must be minimized.
The polysilicon gate material is deposited in the LPCVD reactor. The thickness
required for this layer is only dependent on the implant energy that it will be capable of
masking. A polysilicon thickness of 4,200A is proposed which is able to mask energies of
up to 95KeV. The polysilicon is then doped using the same technique as that used in the
P-Well CMOS Process with a abbreviate diffusion time to avoid the dopant from
diffusing through the thinner polysilicon and into the gate oxide.
The polysilicon gate is then patterned and etched. This is the most important
photolithographic step and will determine the gate length of the transistors. The gate is
dry etched and a new dry-etch process must be developed that guarantees no lateral
etching and line width-thinning characteristic of isotropic etching. In this step the critical
1.0pm gate length is defined.
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The formation of the lightly doped drain (LDD's) regions is next. Figure 2.5
outlines this process. The first step is to define and create the lightly-doped PMOS and
NMOS drain and source areas. This is accomplished by masking with photoresist the
defined areas and implanting a dose of 4E13/cm2 of BF2+ ions with an energy of 75KeV
for the PMOS devices and a Phosphorus implant dose of 5E13/cm2 at 65KeV of energy
for the NMOS devices.
Then a low temperature oxide is deposited and etched back so that oxide spacers
are left alongside the polysilicon lines. A highly selective oxide to silicon etch is needed
to successfully stop the etch at this interface. This determines the heavily doped drain and
source areas in the active areas and masking the lightly-doped sections.
The next step is to define and create the PMOS drain and source areas. This is
accomplished by masking with photoresist the n+ areas and implanting a dose of
6E15/cm2
of
BF2+ ions with an energy of 120KeV. The effective energy of the Boron
ions is only 26.4KeV with a short projected range into the Silicon.
To create the NMOS drain and source, a Phosphorus implant dose of
3.2E15/cm2
at 85KeV of energy creates heavily doped and low resistance areas. Similarly to the
previous step, the p+ areas are masked out of this implant with photoresist.
These two steps of ion implantations are activated with a short 900C anneal in
inert N2 ambient for 10 minutes. This anneal recovers the Silicon lattice from the damage
induced by the high dose implantation and more abrupt junctions, which render better
working devices. Figure 2.22 shows the simulated junction depths of the LDD's. Figure
2.23 shows the completed transistors (not to scale).
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Figure 2.21. LDD's junction profiles.
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Figure 2.22. Process cross-section. Completed transistors.
2.2.3.2.3 Interconnects
These final processing steps have been kept the same as in the P-Well CMOS
Process. This simplifies the development of this section. On the other hand, the current
etching technique used to generate the contact cuts needs further improvement. A more
inisotropic and highly- selective oxide to Silicon etch must be developed. The final cross-
section of a completed inverter is shown in figure 2.24.
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Figure 2.23. Process cross-section. Completed inverter device.
2.2.3.2.4 Test
The test chip layout is designed using ICGraph from Mentor Graphics running on
an HP-UNIX based machine. The design lambda is 0.5pm, which sets the minimum
transistor channel length to 1 .0pm. In order to monitor the process capabilities of the
newly acquired photolithographic tool, 0.25pm lines are drawn and designed. The new
i-
line Canon Stepper is capable of submicron imaging but the minimum resolution that the
complete lithographic process is able to obtain has yet to be determined.
MOSIS design rules are followed when possible. As mentioned earlier, in an
effort to make the transition to this new Submicron CMOS Process as simple as possible,
some process steps call for modified MOSIS rules. As described previously LOCOS
device isolation has been chosen for this new process. It utilizes the process knowledge
acquired from its extended use in the P-Well process. But a LOCOS isolation technique
for 0.5pm devices is not recommended due to the lateral encroachment or bird's beak
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effect. As seen in figure 2.20, the proposed field oxide thickness of 6,000A results in
lateral encroachment of the same amount in all sides of the active areas of the transistors.
Thus, an encroachment of 1.2pm is expected width-wise in all transistors. MOSIS rules
for minimum active width of 1.5 lambda units, lambda being 0.5pm in this process, result
in a minimum active width of 0.75pm. The lateral encroachment does not allow
transistors of less than 2.5 lambda units for this process.
Another incompatibility with standard MOSIS rules is the minimum size of the
contact cuts, both to poly and active. MOSIS rules allow for exact contact sizes as small
as 2 lambda by 2 lambda. This results in contacts as small as lpmxlpm, which according
to literature need an effective barrier between the Silicon active layer and the Aluminum
layer to avoid a highly resistive Silicon precipitation in the contact region [4]. The
deposition and formation of this barrier material, usually TiN on TiSi, will add
complexity to this process and hinder the completion of the fabrication sequence. Thus,
MOSIS rule for contacts is ignored and large contact cuts must be designed in this
process.
Figure 2.25 shows a snapshot of the complete test chip [1]. Van Der Pauw's and
Cross Bridge Kelvin structures, which are described in detail in the previous section, are
generated for each of the conductive layers. Serpentine structures, which monitor defect
density, are also included.
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Figure 2.24. The Submicron CMOS Process Test-Chip Layout
Different size active-to-poly capacitors allow the extraction of important device
parameters such as Flat Band Voltage and Threshold Voltage. These capacitors are also
useful in characterizing the quality of the gate oxide since this is used as the insulating
layer (figure 2.26). Capacitance tests for different operating frequencies must be
developed to characterize the amount of mobile ions present in the gate oxide. This
parasitic charge affects the functionality of the devices by shifting the threshold voltage.
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Figure 2.25. Different size capacitors to study gate oxide quality VT shifts.
NMOS and PMOS transistors with varying channel lengths are also designed. The
channel lengths vary from 10pm to 0.5pm (figure 2.27). This helps on the study of short-
channel effects such as VT roll-off and DIBL effects. Other more complex circuitry such
as inverter, operational amplifiers and ring oscillators verify the functionality of the
process. The test procedures for the extraction of these parameters are described in the
detail in the following chapters.
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Figure 2.26. Different size NMOS transistors to study VT roll-off and short channel effects.
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2.2.3.3 Device Simulation
The NMOS and PMOS devices are simulated separately using the simulator
MicroTec. This software tool simulates the process and well as the device functionality.
The results for both NMOS and PMOS are presented in table 2.6 [44].
Parameter NMOSFET PMOSFET
Threshold Voltage (Volts) 0.8 -1.4
Leff (pm) 0.4 0.41
Lambda 0.0625 0.166
Subthreshold-Swing
(mV/dec)
90 100
Off-state current (Amps) 10"14 io-u
Max Drive Current (mA) 0.5
Table 2.6. Summary of simulation results for 0.5pm devices.
The NMOS simulation verifies that this process is capable of attaining the VT
target as well as provide good switching characteristics and an acceptable leakage current
level. On the other hand, the PMOS device must be improved. The threshold voltage
misses the target by almost 80% of its value and the lambda value is unacceptable. In
[44] is mentioned the use of a p+ doped polysilicon gate, which will lower the threshold
voltage, to obtain the designed value. This extremely complicates processing and it is not
a standard practice in industry. A more appropriate solution is the introduction of a
threshold adjust implant, which would allow determining this value accurately. This
improvement is discussed in the following chapters.
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Chapter 3
Process Improvements
3. Process Improvements
The development of a new IC manufacturing process requires a conscientious
effort. This task would become overwhelming if it required the complete design and
development of every single process step. Fortunately, RIT has developed a large base of
previously successful technologies. The new process is an evolution from these
previously successful technologies. The majority of the project is developed on existing
equipment, using modified versions of proven process sequences. There are two main
constraints in the development of this new process: substrate size and minimum line
resolution. The first of the main process constraints calls for the transition from 4-inch to
6-inch-diameter Silicon wafers. The latter requires improving resolution from 4pm to
lpm lines. Thus, new equipment is introduced that is capable of handling the largest size
substrates and improving lithographic resolution. This new equipment requires the
generation of new techniques capable ofmeeting the process requirements.
Unfortunately, the first of the process constraints, larger substrate sizes, is lifted
when some of the equipment necessary for the successful development of the process did
not become available in a timely manner. Namely, the unsuccessful installations of the
lithographic tool Mine Canon Stepper and the Varian-400 Ion Implanter prevent the
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complete transition to 6-inch substrate sizes. On the other hand, all the other equipment
needed for 6-inch processing is available. Thus, the process is developed using 4-inch
wafers on 6-inch capable tools, with the only noted exceptions of lithography and ion
implantation. Nevertheless, these two tools can easily be integrated into the process at a
later date with no other requirements than their correct operation.
Nonetheless, the new submicron process still requires the development of
processing capable of producing 1 -micron lines and handling 6-inch wafers. Thus, the
new equipment introduced needs characterization and the process techniques needs
optimization.
A typical IC manufacturing process is divided in production groups. Each of these
groups develops their own processes to later integrate them together with the others. A
similar approach is followed in this project. Separate process steps are developed
independently and then integrated together when needed. When a valid process already
exists, this is used as is. The separate processing disciplines and the improvements
generated in each are described below. The integration of all these improvements is
presented in Chapter 4.
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3.1. Lithography - lpm Resolution
The original project included the introduction a new Canon FPA 4000 il Stepper
with a source wavelength of 365nm and a system NA of 0.52, capable of resolving
submicron features down to 0.5pm.
k,X
R = -J = 0.5um (3 ])
NA
^ K*-l)
h being a system constant kx = 0.7 .
Unfortunately, the installation of this tool has not been completely successful. It
does not allow the alignment of levels, thus it becomes useless for this project. The other
lithographic system available is the GCA 6700 g-line Stepper. With a source wavelength
of436nm and NA=0.28 renders aminimum resolution of~ lpm.
NA
k\ being a system constant kx = 0.6 in this case.
The required minimum resolution for this project is 1-micron, which is exactly the
minimum resolution that can be achieved using the GCA stepper. Therefore the system
needs to be utilized at its maximum potential in order to meet the process requirements.
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3.2. Etch
Improvements are needed in plasma or dry etching of Polysilicon and Low
Temperature Oxide. The current techniques used in the P-Well CMOS process rendered
unacceptable results which in many cases where responsible for the failure of the
fabricated devices.
3.2.1. Polysilicon Etch
The gate polysilicon etch is the most critical step in device fabrication. It
determines the channel length of the transistor and the minimum resolution for which this
particular technology is valid. The P-Well CMOS process used a gas mixture of SF6 and
02, which rendered an extremely isotropic etch. This resulted in thinning of the gate lines
and in many cases inoperable transistors.
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Figure 3.1. Micrographs of thinned gate lines.
Figure 3. 1 shows the seriousness of this problem. The poly gate length designed
for the shown transistor is 4pm. After the thinning, which occurs during gate lithography
and plasma etch, the measured physical length becomes 1.1pm. Thus a total measurable
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thinning of 1.4pm on each direction occurs. Such a process cannot produce operable
devices at its designed dimensions.
A new Poly gate etching technique for RIT is developed. This technique,
demonstrated in [1], shows high levels of anisotropy using a gas mixture of 50% SF6 and
50% CHF3. The best results in [1] are shown to be at a pressure of lOmTorr and a RF
power of 0.53W/cm2. The anisotropy value, which is defined as A=l-Vi/Vv (where VL is
lateral etch bias and Vv the etch depth, figure 3.2) obtain for this optimum conditions is
of -0.98 with and Silicon etch rate of ~120nm/min.
Vv
Figure 3.2. Anisotropy.
This process is designed for the new Drytek Quad Etch tool. The tool restrictions
at RIT only allow us to go as low as 40mTorr with flows of 20 seem of SF6 and 20 seem
ofCHF3 at a power density of 0.616W/cm2. This resulted in an etch rate of ~190nm/min
and an anisotropy value of -0.85. This is an acceptable value and a definite improvement.
A higher anisotropy value would result from lowering the process pressure, but this value
is determined by the tool capability, only a tool upgrade would allow a higher degree of
anisotropy.
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3.2.2. LTO Etch - Spacers and Contact Cuts
Plasma etching of oxide has always been problematic at RIT. Low etch rates and
poor selectivity to Silicon, which is usually the underlying layer, results in over-etch
profiles and non-working devices. Figure 3.3 shows an over-etched device produced with
the old technique of 15 seem of CHF3 and 10 seem SF6, power = 50 watts and pressure =
270 mTorr. The poor selectivity to Silicon results in high etch rates of SI if the etch
reaches the Si/Si02 interface. To avoid this, the etch is stopped before the Silicon is
reached and a HF dip removes any remaining oxide in the contact windows. With this
technique, it is difficult to stop etching before the Silicon interface is reached. Any non-
uniformity in the Low Temperature Oxide thickness, which is typical to occur, as well as
variations in the etch rate, complicates the guessing process.
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Figure 3.3. Over-etched Contact Cuts.
This process becomes even more unacceptable for the formation of sidewall
spacers that are required for the proper operation of Submicron devices. Figure 3.4 shows
the fabrication sequence, which is followed for the formation of sidewall spacers. It
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becomes apparent the necessity of a very selective Si/Si02 etch when forming the
spacers.
Gate Ox
LDD Implant
FOX
V
Poly
FOX
n-
y
LTO Deposition
FOX
V
A L ocg> i
LTO Etch - High
Selectivity required
FOX
n-
Poly
High Dose Implant
[ FOX
\ /\
FOX
\ /N+ n-
n_:- N+
Figure 3.4. Fabrication sequence ofLightly Doped Drains.
A new LTO Etch process was developed from [2]. In this paper an etch is
developed with the use of 5 seem of O2, 65 seem of CHF3 and 65 seem of Argon to
achieve a high oxide etch rate and maximum selectivity to Silicon. The process
conditions are l,000Watts of power on an undetermined electrode area at a pressure of
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70mTorr with a resultant LTO etch rate of 40nm/min and a selectivity of 15:1 to
Polysilicon [1].
This recipe is changed slightly to adapt it to the RIT etch system. The power is set
to 200Watts on an 8-inch electrode but gas flows and process pressure are kept the same.
The result is a process with the following conditions: 5 seem of 02, 65 seem of CHF3
and 65 seem of Argon at 70mTorr with 200 Watts of power. The results render a LTO
etch rate of ~33nm/min and excellent selectivity to Silicon. The resultant profiles of the
sidewall spacers and contact cuts can be seen in figure 3.5.
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Figure 3.5. Contact Cut Etch.
92
3.3.Diffusion
The design of the correct diffusion times and conditions for the different process steps
requires the understanding of how these will integrate in the final process. Although they
are developed independently, one must keep in mind that they affect previous steps and
will be affected by the following steps. Consequently, simulation is an adequate tool to
use in order to obtain results without the need for time-consuming experiments. Silvaco's
SUPREM is used for this analysis. The resultant independent diffusing processes are
presented below with the simulation output that is expected.
All these diffusion steps are designed to be used in the Bruce Furnace, capable of 6-
inch wafer processing. This furnace allows creating automated recipes, which are
controlled by a computer, thus minimizing operator error. Each of the recipes receives a
unique number that identifies them.
3.3.1. Pad Oxide
This recipe remains as the one used for the P-Well CMOS Process. A 500A oxide
is needed to minimize the stress of the Si3N4 layer on Si, which defines the areas of local
oxidation of Silicon. Recipe 250 is run in the dry oxide tube number 4.
Recipe 250
Push in at 800QC in N2
Ramp up to 1000gC in dry 02
Soak in dry 02 for 43 minutes at 1 0009C
Ramp down to 900SC in N2
Pull out
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The SUPREM simulation input is,
#Pad oxide
# push in boat, timed from after boat reaches the cold zone....
diffuse temp=800 time=7
#ramp up to temp in dry 02
diffuse temp=800 t.final=1000 dryo2 time=20
#main growth step
diffuse temp=1000 dryo2 time=43
#Nitrogen purge
diffuse temp=1000 time=5
# Ramp down
diffuse temp=1000 t.final=900 time=35
# Pull out
diffuse temp=800 time=7
The resultant output shows an oxide thickness of ~480A, which is within the
desired value.
3.3.2. Well LOCOS Oxidation
During this process an oxide is grown over the n-well, which has been previously
implanted with a Phosphorous energy of 150KeV. The purpose of this oxide is to mask
the n-well for the Boron implant without losing much of the Phosphorous already
implanted. A thickness of 6500A is the target to mask this implant and a reasonable n-
well concentration is also monitored.
Recipe 350
Push in at 800gC in N2
Ramp up to 10009C in dry 02
Soak in wet 02 for 105 minutes at 10002C
Ramp down to 900eC in N2
Pull out
The SUPREM simulation input is similar to the one above with a different time
and temperature setting. The complete process simulation can be found in the Appendix.
The resultant cross-section shows an n-well surface concentration of lE18/cm2, which
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will be lowered with the twin-well drive-in. It also shows the effectiveness of the 6500A
oxide masking the p-well ion implantation.
3.3.3. Twin-Well Drive
Both n- and p-well are driven-in at the same time with this anneal step. The
diffusion time needs to be long enough to obtain the desired junctions and surface
concentrations.
Recipe 10
Push in at 800gC in N2
Ramp up to 1100eCin N2
Soak in N2 for 210 minutes at 1 1009C
Ramp down to 900QC in N2
Pull out
The simulation output in figure 3.6. shows the cross section of the twin-well. Figure 3.7.
shows the surface concentrations of the wells and their junctions with the initial substrate
(N-type at 5E14/cm2). Both junctions result in values slightly larger then 2.2pm.
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Figure 3.6. Twin-well Cross-section. SUPREM Simulation output.
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3.3.4. Field Oxide Growth
The field oxide thickness will determine the isolation layer between poly and
active. It will also serve as the ion implantation mask to isolate different active areas from
each other. The designed thickness of 6500A should be enough to undergo some thinning
due to blanket HF dips and cleans and still act as an effective implantation mask.
Simulations show that it is indeed effective in isolating active devices from each other.
Recipe 406
Push in at 8009C in N2
Ramp up to 1 1009C in dry 02
Soak in wet 02 for 50 minutes at 1 1 009C
Ramp down to 9009C in N2
Pull out
3.3.5. Sacrificial Kooi Oxide
A low quality wet oxide is grown during this step for two main purposes. First, to
recondition the Si surface that has been exposed to high stress during the LOCOS
oxidation - near the bird's beak. And secondly, to serve as an ion implantation mask for
96
the PMOS Vt adjust implantation. A thickness of 1000A is desired so as to place the peak
of the Vt adjust implantation at the surface interface.
Recipe 406
Push in at 8009C in N2
Ramp up to 9009C in dry 02
Soak in wet 02 for 45 minutes at 9009C
Ramp down to 8009C in N2
Pull out
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Figure 3.8. FOX and Kooi Oxide SUPREM Simulation.
3.3.6. Gate Oxide
The gate oxide is the most critical diffusion step of the process. It will determine
the transistor characteristics and the quality of the fabricated devices. Any variability will
affect the resultant product. A thickness of 150A is desired in this process. The following
recipe is designed and simulated to result in a thickness of 160A - within specs.
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Recipe 215
Push in at 8009C in N2
Ramp up to 9009C in dry 02
Soak in dry 02 for 50 minutes at 9009C
Ramp down to 8009C in N2
Pull out
3.3.7. Poly Doping Drive-in
This short anneal is used to diffuse n-type impurities which have been previously
spun on the surface of the wafer into the undoped polysilicon. It is important not to drive
these impurities into the underlying Si02 gate oxide.
Recipe 122
Push in at 8009C in N2
Ramp up to 10009C in dry N2
Soak in dry N2 for 5 minutes at 10009C
Ramp down to 9009C in N2
Pull out
3.3.8. Spacer Densification
Following the Spacer Formation process, such as that of figure 3.4, after the LTO
is deposited, it is necessary to densify this film in order to obtain good step coverage and
avoid the characteristic cusping of chemical depositions that use Silane as the reactant
source. A 30 minute anneal at 900C in inert ambient will densify the oxide without
having a significant effect in the shallow junctions which are implanted prior to this step.
Recipe 106
Push in at 8009C in N2
Ramp up to 9009C in N2
Soak in N2 for 30 minutes at 9009C
Ramp down to 8009C in N2
Pull out
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3.3.9. D/S Activation Anneal
A final high temperature anneal is necessary to activate impurities implanted
during the source and drain anneal. Rapid thermal anneal (RTP) is the preferred
technique since it allows to activate the introduced impurities without diffusing them
deeper into the substrate. This assures shallow junctions and the possibility of scaling
down the device dimensions even more. Unfortunately RIT does not own a 6-inch RTP
reactor. Thus a process has been developed that is not ideal by any means. The resultant
simulated profiles can be seen in figure 3.9 and 3.10 for LDD and high dose junctions.
For the NMOS device, the LDD junction is around 0.2pm and the high-doped region is at
0.5pm.
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Figure 3.9. N+ and NLDD SUPREM Junction Depth Profile.
Recipe 282
Push in at 8009C in N2
Rampupto10009CinN2
Soak in N2 for 30 minutes at 10009C
Ramp down to 8009C in N2
Pull out
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For the PMOS device, figure 3.10, the PLDD junction is at 0.2pm and the highly
doped P+ junction is at about 0.4pm.
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Chapter 4
Process Details
4.Process Details
The following sections describe the detailed analysis of the Submicron CMOS
process flow. Every step is studied in detail and its functionality explained. Students from
the Microelectronic department of RIT will use this process flow starting in the winter
quarter of 2000. In order to assure success and continuity in the completion of the process
a series of aids have been place to support this course. One of the major tools used to
keep track of the progress of the wafer lots under fabrication is MESA (Manufacturing
Execution System Application). Instructions and singularities for each of the process
steps have been stored in MESA and are available to all students. Processing pictures,
which are included in the appendix of this thesis, are also available at every step of the
process as a visual aid in determining the proper action when problems arise. These two
aids are a key player to the successful completion of the process.
The process steps are listed below. Detailed instructions on operating each of the
processing tools can be found next to that tool in the PJT IC manufacturing lab.
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4.1. Wafer Scribe
Three p- or n-type wafers with a starting resistivity value in the rage from 10 to
20Q-cm are scribed with unique ID's. The labeling starts with F, which stands for
a factory lot, followed by the last two digits of the year, month and day of the
starting date. The manufacturers information on the wafers is then recorded in
MESA.
4.2. Four-Point Probe
The starting substrate is characterized by measuring the actual resistivity value of
each of the three wafers. This is done with the 4-point-probe measuring tool in the
center of the wafer. These values are compared to the manufacturers data and
entered in MESA.
4.3. RCA Clean
A chemical clean - developed by Radio Corporation of America (RCA) - is used
to remove surface organics and metals prior to the next high temperature step.
One of the wafers is monitored for pre-clean and post-clean number of particles
using the Tencor Surfscan, which will give us the total number of particles on the
surface of the wafer. This step is standard for all cleans and will be referred to
throughout the flow. A megasonic DI water clean can be added to the chemical
clean if necessary. The exact instructions for this clean can be found in the
documents next to the cleaning tool. Pre and post count of particles is entered in
MESA.
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4.4. N-Well LOCOS Pad Oxide
As part of the Local Oxidation of Silicon, which will serve to define the n-well, a
500A of stress relief pad oxide is grown during this step. Recipe number 250 is
run in tube number 4 of the Bruce Furnace.
Recipe 250
Push in at 8009C in N2
Ramp up to 10009C in dry 02
Soak in dry 02 for 43 minutes at 10009C
Ramp down to 9009C in N2
Pull out
The Si02 thickness is measured using spectroscopy via the Nanospec
Spectrometer, check the tool instructions for calibration. Soak time and final
thickness are recorded in MESA.
4.5. N-Well LOCOS Nitride Deposition
As part of the Local Oxidation of Silicon used to define the n-well, 1500A of
Si3N4 is deposited over the 500A pad oxide. The 6-inch LPCVD tool is used for
such a process. The recipe to run is the standard factory recipe. Check the tool log
for process modifications and variations in the deposition rates.
Si3N4 LPCVD - Factory Recipe
Soak 17 minutes at 8009C
60 seem SiHCI2and 160 seem NH3
400mTorr
A bare Silicon control wafer must be added to the device wafers in order to
monitor the nitride thickness. The final Si3N4 thickness is measured using the
104
Nanospec spectrometer on the control wafer. Soak time and final nitride thickness
are recorded inMESA.
4.6. First Level Lithography - N-well
The descriptions for all the photolithographic steps reference the procedure use
for 4-inch wafer processing. New instructions must be generated for the
lithographic processing of 6-inch wafers. A different set of equipment is used and
it still needs to be completely installed and characterized.
The wafers are coated with photoresist using the GCA Wafertrac. The coating
program to be used is number 3, which includes primer for better resist adhesion
and Shipley-812 as the photoresist material. If the Wafertrac is unavailable, hand
coating of Shipley-812 can be used. The GCA g-line stepper is used for the
exposure of the N-Well level. Locate the correct mask for the project. The stepper
job name is SUBCMOS. The passes to be executed are 1 and OPEN. Pass 1
exposes the n-well mask in the device sites of the wafer. The OPEN pass exposes
a blank mask in five locations of the wafer, where key monitoring measurements
are conducted throughout the process. An exposure dose of 0.4 units and a focus
setting of 250 works well, although these settings should be verified periodically.
Develop using the GCA Wafertrac with the develop program number 2, which
includes a development time of 45 seconds. Hand development can be used if the
Wafertrac is unavailable.
First Level Lithography - N-well
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOSM .OPEN
Develop on Wafertrac program 2 or hand-develop
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The wafers should be monitored for resolution on this first level. The 4pm lines
should have easily been resolved. Record processing information in MESA.
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Figure 4.1. 1st Level Lithography - N-well. SUPREM Simulation.
4.7. Etch Nitride
Once the n-well region has been defined with photoresist, the nitride over those
regions is removed using a plasma containing fluorine. The recipe used with the
P-Well CMOS process will work. This process is usually run in the 4-inch GEC
Plasma Cell with very good results. It has been directly transferred over to the 6-
inch Drytek and seems not to work well. The problems arise when the nitride film
to be removed has been oxidized in a high temperature oxidation process. A very
thin layer of nitride - supposedly Oxynitride - is left un-etched. Thus, 4-inch
wafers must be processed in the GEC Plasma Cell until this effect is investigated
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and a new process is developed for the Drytek. Detailed operating instructions for
both machines can be found in the RIT IC manufacturing lab.
Si3N4 Plasma Etch on GEC Cell
30 seem SF6
Power = 50 Watts
Pressure = 300mTorr
Etch rate = 1500A/min
The etch is stopped in the underlying 500A ofpad oxide. The five OPEN sites can
then be monitored for the amount of oxide remaining, which should be less than
the initial oxide thickness. If this measurement cannot be taken due to the
Nanospec not giving a reasonable answer, the etch is not completed and some
time must be added.
The remaining pad oxide thickness and the etch time and conditions must be
recorded in MESA.
4.8. N-Well Ion Implant
With both photoresist and nitride defining the n-well regions, an Implantation of
Phosphorous Ions defines the n-well in the bulk of the Silicon wafers. Dose and
energy have been determined taking into consideration the desired final surface
concentration at the end of the process. Simulation and process results have
proven this settings correct.
N-Well Ion Implant
p31
Energy = 150KeV
Dose = 9.5E12/cm2
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4.9. Plasma Strip Photoresist
The photoresist is stripped from the wafer with a 02 plasma. The RF high voltage
breaks the oxygen gas into O, which is very reactive with plastics and organics
such as photoresist. Detailed instructions can be found in the lab.
Photoresist Ash
Power = 300Watts
Flow = 1 simp 02
Pressure = 1.2 Torr
Time = 45 minutes
4.10. RCA Clean
An standard RCA clean is performed here in preparation for the next high
temperature step. See 4.3. for details.
4.11. N-Well Oxidation
A relatively thick oxide, 5000A, is grown over the regions which were selected to
be the n-well. The nitride, which remains over the rest of the wafer surface, will
not allow oxide to grow on these areas. These areas are the p-well. The recipe
used to locally oxidize the n-well is run in tube 1 of the Bruce Furnace. Soak time
and oxide thickness, which is measured in the OPEN sites of the wafer, must be
recorded in MESA for future reference. Figure 4.2 shows a simulation cross-
section of the process after this local oxidation.
Recipe 350
Push in at 8009C in N2
Ramp up to 10009C in dry 02
Soak in wet 02 for 105 minutes at 10009C
Ramp down to 9009C in N2
Pull out
-108-
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Figure 4.2. After N-well Oxidation. SUPREM Simulation.
4. 12. Etch Nitride - Post LOCOS
The nitride layer has served its purpose by allowing the oxide to grow only in the
selected areas. The remaining nitride must now be removed. During the high
temperature oxidation some of the nitride reacts to form Oxynitride. This material
cannot be removed with the standard nitride etch. Thus, a 30 sec HF dip, which
will remove oxide at a rate of lOOOA/min removes any Oxynitride from the
surface of the nitride film. Then the standard nitride plasma etch is effective in
removing the remaining nitride. It is important to note that, as previously
mentioned, that the Drytek etch tool cannot totally remove that nitride layer.
Thus, until a better recipe is created for the Drytek, all 4-inch wafers must be
processed in the GEC Plasma Cell. The oxide thickness left over the OPEN areas
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and the p-well areas must be recorded. The OPEN areas should have lost about
1,000A since step 4.1 1 and the p-well regions should be clear of nitride with less
than 500A of oxide left.
30 sec HF dip to remove Oxynitride
Si3N4 Plasma Etch on GEC Cell
30 seem SF6
Power = 50Watts
Pressure = 300mTorr
Etch rate = 1500A/min
4.13. P-Well Ion Implant
With the 4,000A of oxide over the n-well regions, the p-well regions are doped
with boron ions. The energy of this implant is lower since boron is a smaller ion
and will travel deeper into the substrate. Dose, energy and ion species implanted
must be entered in MESA.
P-Well Ion Implant
B11
Energy = 50KeV
Dose = 2e13/cm2
4.14. Twin-Well Drive-in
The doped impurities must then be spread over the entire well. This high
temperature step defines how far into the substrate the doped impurities will travel
as well as the final background concentration of the devices. The cross section of
the devices at this point is shown in the next page, figure 4.3.
Recipe 10
Push in at 800eC in N2
Rampupto11009CinN2
Soak in N2 for 21 0 minutes at 1 1 009C
Ramp down to 9009C in N2
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Recipe 10 is run in tube 1 of the Bruce furnace. Soak time and temperature must
be recorded inMESA.
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Figure 4.3. After Twin-Well Drive. SUPREM Simulation.
4.15. Oxide Etch
Once the twin-well tub has been formed all oxide is removed with a 10 minute HF
dip. This assures no oxide is left. A step of about 3000A should be left between p-
and n-well, enough to align the next lithographic level. 4-point probe
measurements can be done here to verify the impurity concentrations in both
wells.
4.16. RCA Clean
A standard RCA clean is performed in this step prior to the next high temperature
step. See details in 4.3.
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4.17. LOCOS Pad Oxide
The Local Oxidation of Silicon technique is used again to determine the active
areas of the devices. As with step 4.4 a relief pad oxide must be grown over the
entire wafer before Si3N4 can be deposited. The recipe is the same as that of 4.4.
Students must record soak time and temperature as well as the pad oxide
thickness inMESA.
Recipe 250
Push in at 8009C in N2
Ramp up to 10009C in dry 02
Soak in dry 02 for 43 minutes at 10009C
Ramp down to 9009C in N2
Pull out
4. 18. LOCOS Nitride Deposition
Check the tool log for process modifications and variations in the deposition rates.
Si3N4 LPCVD - Factory Recipe
Soak 17 minutes at 8009C
60 seem SiHCI2and 160 seem NH3
400mTorr
4. 19. Level Two Lithography - Active
This lithography step follows the same processing details as that of 4.6. During
this step the areas where the transistors are going to be built are defined. This
level also defines the width of the transistors. Alignment of the lithographic levels
is important throughout the process. All levels are aligned to the first n-well level.
Any misalignment at this point could render the devices inoperable later on. Thus
this misalignment must be quantified after each lithographic step and corrected
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when possible. Alignment verniers are typically used for this purpose. Figure 4.4
shows the alignment and resolution verniers.
Level Two Lithography - Active
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\2
Develop on Wafertrac program 2 or hand-develop
rO
^
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Y
E Figure 4.4. Alignment and resolution verniers.
To correct for misalignment the stepper job must be edited and the alignment
offsets of the pass modified in the x or y direction accordingly. For example if a
misalignment of 44x and -3y is found in the active level, the alignment offsets in
pass 2 must be modified. The x-offset must be modified by +4pm and the y-offset
by -3pm. All this must be recorded in MESA so students can keep track and be
aware of any modifications. In this level, the OPEN areas are not exposed so that
nitride will remain and active areas will also be formed formonitoring.
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4.20. Etch Nitride
The standard GEC nitride etch is again run. The same comments on the tool usage
apply. Etch time and conditions as well as remain oxide in the field areas must be
recorded inMESA.
Si3N4 Plasma Etch on GEC Cell
30 seem SF6
Power = 50 Watts
Pressure = 300mTorr
Etch rate = 1500A/min
4.21. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300 Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
4.22. Level Three Lithography - Channel Stop
A channel stop implant is put in place in the outermost area
of the active regions
before the LOCOS field oxide is grown. This will prevent surface inversion
below
the field oxide due to oxide charge, which would result in device shorting
and
high leakage.
Level Three Lithography - Channel Stop
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\3
Develop on Wafertrac program 2 or hand-develop
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4.23. Channel Stop Ion Implant
This is done with a fairly high-energy implant of lOOKeV ofBoron with a dose of
8E13/cm . The high-energy implant positions the Boron ions deep into the Silicon
substrate so that they remain there when the isolation field oxide is grown,
avoiding excessive Boron segregation into the oxide. Figure 4.5 shows a
simulation cross-section after this step.
Channel Stop Ion Implant
B11
Energy = 100KeV
Dose = 8e13/cm2
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Figure 4.5. After Channel Stop Implant. SUPREM Simulation.
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4.24. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
4.25. RCA Clean
A standard RCA clean is performed in this step prior to the next high temperature
step. See details in 4.3.
4.26. Field Oxide Growth
A relatively thick oxide is locally grown over the field region. This will assure
device isolation. This anneal is performed in tube 1 of the Bruce Furnace. Recipe
406 grows 6500A of oxide. This thickness can be increased if necessary to grow
enough oxide to block future implantations such as P+ and N+ drain/source
implants. This oxide becomes thinner throughout the process while it undergoes
blanket HF dips. A 10,000A field oxide recipe is also available in tube 1 of the
Bruce Furnace and it is recommended. Figure 4.6 show as cross-section of the
device after the field oxide growth, note the bird's beak effect and the remaining
nitride which defined the active areas. In any case, the oxide thickness over the
field areas and soak time must be recorded inMESA.
Recipe 406
Push in at 8009C in N2
Ramp up to 1 1 009C in dry 02
Soak in wet 02 for 50 minutes at 1 1 009C
Ramp down to 9009C in N2
Pull out
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Figure 4.6. After Field Oxide growth. SUPREM Simulation.
4.27. Etch Nitride - Post LOCOS
As in step 4.12, the Oxynitride formed during the high temperature anneal must
be removed prior to plasma etching the nitride layer.
30 sec HF dip to remove Oxynitride
Si3N4 Plasma Etch on GEC Cell
30 seem SF6
Power = 50 Watts
Pressure = 300mTorr
Etch rate = 1500A/min
It is important to monitor the amount of filed oxide lost during these steps. An
excessive thinning of the oxide will result in non-working devices.
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4.28. Etch Pad Oxide
This step and the previous are blanket etches. This means that the field oxide that
was just grown will be exposed to the etch and thinned down. Close monitoring of
this field oxide is necessary for proper characterization of the devices. A thickness
below 3000A at this step will render the devices inoperable. A thicker field oxide
will alleviate this concern. The oxide thickness in the OPEN areas should be less
than 100A after this step, while over the field areas it should be about 1000A to
2000A thinner than after step 4.26.
60 sec HF dip to remove pad oxide
4.29. Kooi Oxide
A low quality wet oxide is grown during this step for two main purposes. First, to
recondition the Si surface that has been exposed to high stress during the LOCOS
oxidation - near the bird's beak. And secondly, to serve as an ion implantation
mask for the PMOS Vt adjust implantation. A thickness of 1000A is desired so as
to place the peak of the Vt adjust implantation at the surface interface.
Recipe 406
Push in at 8009C in N2
Ramp up to 9009C in dry 02
Soak in wet 02 for 45 minutes at 9009C
Ramp down to 8009C in N2
Pull out
The resultant Kooi oxide thickness and soak time must be closely monitored and
entered in MESA. The Kooi oxide can be measured over the OPEN sites with the
Nanospec Spectrometer. Over the field areas, the oxide should be thicker,
approximately 6000A.
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4.30. Level Four Lithography - PMOS Vt Adjust
Due to the use of an n-poly gate, the fabrication of the PMOS device results in a
buried channel device. In order to obtain the desired threshold voltage, a depletion
layer is created at the surface of the channel which will help set Vtp to the desired
value of -0.8V. The areas selected during this lithography step open the PMOS
active areas only in the n-well regions. The alignment correction is also critical at
this step.
Level Four Lithography - PMOS Vt Adjust
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\4
Develop on Wafertrac program 2 or hand-develop
Recordmisalignment and resolution in MESA.
4.3 1 . PMOS VT Adjust Ion implant
The PMOS Vt Adjust Ion Implant has been designed to allow the PMOS device
to turn on at the desired Vtp voltage. Boron impurities are introduced at the
surface of the channel depleting the region. The Kooi oxide helps place this
implant at the correct location as well as block halfof the dose.
PMOS VT Adjust Ion Implant
B11
Energy = 60KeV
Dose = 2.6e12/cm2
Figure 4.7 show a cross-section of the process at this step. Note the different
contour concentrations near the n-well surface due to the VT Adjust Implant.
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Figure 4.7. VTP Adjust Implant. SUPREM Simulation.
4.32. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300Watts
Flow = 1 simp 02
Pressure = 1.2 Ton-
Time = 45 minutes
4.33. Etch Kooi Oxide
This step is another blanket etch. This mean that the field oxide again
will be
exposed to the etch and thinned down. Close monitoring of both of the remaining
field oxide remaining and the oxide over the open areas is important. There
should be no oxide remaining in the OPEN dies after this etch.
90 sec HF dip to remove kooi oxide
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4.34. RCA Clean and TCA Clean
A standard RCA clean is performed in this step prior to the next high temperature
step. See details in 4.3.
While the RCA clean is being performed on the wafers, tube 4 of the Bruce
Furnace, where the gate oxide is grown, should undergo a tube TransLC clean at
800C. For this, run recipe 50.
4.35. Gate Oxide
The gate oxide is the most critical diffusion step of the process. It will determine
the transistor characteristics and the quality of the fabricated devices. Any
variability will affect the resultant product. A thickness of 150A is desired in this
process. The following recipe is designed and simulated to result in a thickness of
160A - within specs.
Recipe 215
Push in at 8009C in N2
Ramp up to 9009C in dry 02
Soak in dry 02 for 50 minutes at 9009C
Ramp down to 8009C in N2
Pull out
In order to monitor the process variability the soak time and temperature as well
as the oxide thickness must be closely monitored. A clean bare Silicon control
wafer should be included in this step. Ellipsometry can then be performed on the
control wafer to accurately obtain the thickness value of the gate oxide grown
with the recipe. Any important variation should be noted in MESA and
appropriate action be taken. The oxide thickness can also be monitored in the
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OPEN areas using the Nanospec, although the measurements here will not be as
accurate.
4.36. Polysilicon Deposition
It is recommended that to retain maximum gate oxide quality, the polysilicon gate
should be deposited shortly after the gate oxide is grown. The new 6-inch LPCVD
furnace is used to deposit the polysilicon film. The target thickness for this
process is of 3000A. The tool log must be check in order to obtain an accurate
thickness.
Poly LPCVD - Factory Recipe
Soak 45 minutes at 6109C
45 seem SiH4 - 300mTorr
A control wafer should be used here to monitor the polysilicon thickness. The
control wafer should have -1000A of oxide for proper reading of the polysilicon
layer by the Nanospec Spectrometer.
4.37. Dope Polysilicon
N250 Phosphorous Spin On Glass (SOG) dopant is used to dope the polysilicon
n-type. This is spun on the polysilicon coated wafer at 3000 rpm for 20 seconds
and then cured at 200C for 15 minutes in a convection oven. The impurities are
then driven in by short high temperature anneal. This short anneal is used to
diffuse n-type impurities which have been previously spun on the surface of the
wafer into the undoped polysilicon. It is important not to drive these impurities
into the underlying Si02 gate oxide. Tube 2 of the Bruce Furnace is used for this
purpose.
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The remaining SOG material is then removed with a 2 minute HF dip which will
not affect the polysilicon layer.
SOG
Spin N250 at 3000 rpm / 20 seconds
15 minute cure at 2009C
Anneal Dopants
Recipe 122
Push in at 8009C in N2
Ramp up to 10009C in dry N2
Soak in dry N2 for 5 minutes at 10009C
Ramp down to 9009C in N2
Pull out
Remove SOG
120 sec HF dip to remove remaining SOG
A four-point probe measurement should be done over the OPEN areas to verify
the diffusion of the impurities into the polysilicon gate. A typical value for this
measurement after the HF dip is of 35Q/n on the doped poly. This must be
recorded in MESA as well.
4.38. Level Five Lithography - Gate
Gate lithography is the most critical step. The critical dimension (CD) of the gate
length is determined in this level. Although a mask bias is usually applied to the
design to counteract line thinning, which occurs during photoresist development
and poly etch, this was not done for this process. Since the resolution of the
lithographic tool cannot produce submicron dimensions, larger dimensions were
used and by relaying on the process bias, it was hope to obtain submicron lines.
Different poly mask lengths were used processed and then the final poly CD's
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were measured. The measured final dimensions are then reported. In order to
obtain the smaller size dimensions the standard development time was shortened
so that over development would not be very significant.
Level Five Lithography - Gate
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\5,OPEN
Hand Develop - PEB, 30 sec develop in CD-26, Hard Bake
Students record misalignment and resolution in MESA - rework if necessary.
Monitor the minimum resolved line and measure the actual length of the resist to
compare with the final poly gate length.
4.39. Polysilicon Plasma Etch
This process is designed for the new Drytek Quad Etch tool. The tool restrictions
at RIT only allow us to go as low as 40mTorr with flows of 20 seem of SF6 and
20 seem of CHF3 at a power density of 0.616W/cm2. This resulted in an etch rate
of approximately 190nm/min and an anisotropy value of approximately 0.85. This
is an acceptable value and a definite improvement. A higher anisotropy value
would result from lowering the process pressure, but this value is determined by
the tool capability, and only a tool upgrade would allow a higher degree of
anisotropy.
Polysilicon Plasma Etch on Drytek
30 seem SF6
30 seem CHF3
Power = 200 Watts
Pressure = 40mTorr
Etch rate = 180nm/min
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Figure 4.8 shows the process cross-section after this step from the SUPREM
simulation output.
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Figure 4.8. After Poly etch. SUPREM Simulation.
4.40. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300 Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
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4.4 1 . Level Six Lithography - NLDD
This lithography level determines the area where the source and drain lightly
doped extension of the NMOS transistors are placed. The polysilicon serves as a
mask for the channel. Record alignment in MESA.
Level Six Lithography - NLDD
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\6
Develop on Wafertrac program 2 or hand-develop
4.42. NLDD Ion Implant
The formation of shallow n-type junctions for the NMOS devices is accomplished
through a relatively low energy implantation of
P31 ions. This implant determines
the depth of the NMOS junctions. SUPREM simulations show these junctions at
approximately 0.3pm from the Si surface, figure 3.9.
NLDD Ion Implant
p31
Energy = 75KeV
Dose = 2.5e13/cm2
4.43. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
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4.44. Level Seven Lithography - PLDD
This lithography level determines the area where the source and drain LDD
extensions of the PMOS transistors are placed. The polysilicon serves as a mask
for the channel. Record alignment in MESA.
Level Six Lithography - NLDD
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\7
Develop on Wafertrac program 2 or hand-develop
4.45. PLDD Ion Implant
The formation of shallow n-type junctions for the PMOS devices is accomplished
through a relatively low energy implantation of
BF2 ions. This implant determines
the depth of the PMOS junctions. SUPREM simulations show these junctions at
approximately 0.26pm from the silicon surface, figure 3.10.
PLDD Ion Implant
BF2
Energy = 75KeV
Dose = 4e13/cm2
4.46. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300 Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
4.47. RCA Clean
A standard RCA clean is performed in this step prior to the next high temperature
step. See details in 4.3.
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4.48. LTO Spacer Deposition
The new 6-inch LPCVD furnace is used to deposit the low temperature oxide
film. Ideally a TEOS reactor would generate more conformal films. Unfortunately
a 6-inch TEOS reactor is not available to RIT. As such, in order to obtain
conformal films a densification step is required for LTO films, see step 4.49. The
target thickness for this process is of 4000A, enough to cover the poly. The tool
log must be checked in order to obtain an accurate thickness.
LTO Spacer Dep - Factory Recipe
Soak 45 minutes at 4009C
80 seem SiH4
96 seem 02
300 mTorr
The resultant deposited thickness can be measured in the OPEN regions of the
wafer.
4.49. LTO Densification Anneal
Following the Spacer Formation process, such as that of figure 3.4, after the LTO
is deposited, it is necessary to densify this film in order to obtain good step
coverage and avoid the characteristic cusping of chemical depositions that use
Silane as the reactant source. A 30 minute anneal at 900C in inert ambient will
densify the oxide without having a significant effect in the shallow junctions
which are implanted prior to this step.
Recipe 106
Push in at 8009C in N2
Ramp up to 900eC in N2
Soak in N2 for 30 minutes at 9009C
Ramp down to 8009C in N2
Pull out
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4.50. Spacer Formation Etch
A new process has been developed at RIT to obtain a highly selective etch of Si02
for the generation of sidewall spacer. This recipe is generated for its use in the
Drytek etch system.
LTO Spacer Etch Back on Drytek
65 seem Ar
65 seem CHF3
5 seem 02
Power = 200Watts
Pressure = 70mTorr
Etch rate = 33nm/min
The process cross-section at this step can be seen in figure 4.9. The structure is
now ready for the formation of the high-doped source and drain regions.
ATHENA
Data from tpd00421
^nn
13
| r-i i
[ i i i | i i i | i i i | i i
r-
3 4 5 6 7
Microns
10
Figure 4.9. After Space Etch Back. SUPREM Simulation.
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4.51. Level Eight Lithography - N+ D/S
This lithography level determines the area where the source and drain of the
NMOS transistors are placed. The polysilicon serves as a mask for the channel.
Record alignment in MESA.
Level Eight Lithography - N+ D/S
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\8,OPEN
Develop on Wafertrac program 2 or hand-develop
4.52. N+ Ion Implant
The formation of low resistive n-type junctions for the NMOS devices is
accomplished through a relatively low energy implantation of
P31 ions. This
implant determines the depth of the NMOS junctions. SUPREM simulations show
these junctions at approximately 0.6pm from the silicon surface, see figure 3.9.
N+ Ion Implant
p31
Energy = 90KeV
Dose = 4e15/cm2
4.53. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
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4.54. Level Nine Lithography - P+ D/S
This lithography level determines the area where the source and drain of the
PMOS transistors are placed. The polysilicon serves as a mask for the channel.
Record alignment in MESA.
Level Nine Lithography - P+ D/S
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\9
Develop on Wafertrac program 2 or hand-develop
4.55. P+ D/S Ion Implant
The formation of low resistance drain and source for the PMOS devices is
accomplished through a relatively low energy implantation of
BF2 ions. This
implant determines the depth of the PMOS junctions. SUPREM simulations show
these junctions at approximately 0.5pm from the silicon surface, see figure 3.10.
P+ D/S Ion Implant
BF2
Energy = 120KeV
Dose = 4e15/cm2
4.56. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300 Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
4.57. RCA Clean
A standard RCA clean is performed in this step prior to the next high temperature
step. See details in 4.3.
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4.58. D/S Activation Anneal
A final high temperature anneal is necessary to activate impurities implanted
during the source and drain anneal. Rapid thermal anneal (RTP) is the preferred
technique since it activates the introduced impurities without diffusing them deep
into the substrate. This ensures shallow junctions and the possibility of scaling
down the device dimensions even more. Unfortunately RIT does not own a 6-inch
RTP reactor. Thus a process has been developed that is not ideal by any means.
The resultant simulated profiles can be seen in figure 3.9 and 3.10 for LDD and
high dose junctions. For the NMOS device, the simulated LDD junction is around
0.2pm and the high-doped region is at 0.5um. For the PMOS device, figure 3.10,
the PLDD junction is at 0.2pm and the highly doped P+ junction is at about
0.4pm. This diffusion is done in the Bruce Furnace tube number 2.
Recipe 282
Push in at 8009C in N2
Ramp up to 10009Cin N2
Soak in N2 for 30 minutes at 10009C
Ramp down to 8009C in N2
Pull out
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Figure 4.10. After D/S Anneal. SUPREM Simulation.
4.59. LTO Deposition
The new 6-inch LPCVD furnace is used to deposit the low temperature oxide
film. The target thickness for this process is of 4000A which is the same as that of
step 4.48. The tool log must be check in order to obtain an accurate thickness.
LTO Dep - Factory Recipe
Soak 45 minutes at 4009C
80 seem SiH4
96 seem 02 - 300 mTorr
The resultant deposited thickness can be measured in the OPEN regions of the
wafer and should be recorded in MESA.
4.60. Level Ten Lithography - Contact Cuts
This lithography level determines the windows where contacts to active and to
poly will be made. Alignment of this level is important in order to obtain working
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devices. The OPEN test dies are also exposed in order to monitor the contact cut
LTO etch. Record alignment inMESA.
Level Ten Lithography - Contact Cuts
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOS\10,OPEN
Develop on Wafertrac program 2 or hand-develop
4.61. Contact Cut Etch
A new process has been developed at RIT to obtain a highly selective etch of Si02
for the generation of sidewall spacer to both Silicon and Photoresist. This recipe is
generated for its use in the Drytek etch system.
LTO Spacer Etch Back on Drytek
65 seem Ar
65 seem CHF3
5 seem 02
Power = 200Watts
Pressure = 70mTorr
Si02 Etch rate = 33nm/min
Photoresist Etch rate = 20nm/min
Start with a three minute etch to obtain the exact etch rate, which could vary
slightly depending on the chamber conditions and oxide quality. Do not over-etch.
The oxide thickness can be monitored over the OPEN areas. It is better to leave a
thin oxide left over the contact windows, ~200A, than to etch the Silicon. The
remaining oxide can be wet etched with no more than a 30 seconds HF dip at an
etch rate of lOOOA/min.
134
4.62. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300Watts
Flow = 1 simp 02
Pressure = 1 .2 Torr
Time = 45 minutes
4.63. RCA Clean
A standard RCA clean followed by a diluted HF dip is performed in this step prior
to metal deposition. Aluminum needs to have a good and clean contact to Silicon.
To obtain a clean contact free of any native oxide, a 30 seconds dip in dilute HF
solution (50: 1) must be done just prior to placing the wafers under vacuum in the
Aluminum sputterer.
4.64. Aluminum Deposition
The CVC 601 Sputter tool is used for this step. A thickness of 6000A guarantees
the filling of the contact cuts. The detailed operating instructions of this tool can
be found in the lab. A pre-sputter of five minutes at 2000 Watts will clean the
target from any oxides that could have formed while exposed to atmosphere.
Aluminum Deposition
Power = 2000 Watts
Pressure = 5 mTorr of Argon
Pre-Sputter Time = 5 minutes
Sputter Time = 30 minutes
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4.65. Level Eleven Lithography - Metal 1
This lithography level determines the interconnects between devices, when not
done with poly, and connections to contact pads. The exposure dose must be
reduced to 0.2 units due to the highly reflective aluminum film, to avoid excessive
thinning of the metal lines.
Level Eleven Lithography - Metal 1
Coat on Wafertrac program 3 or hand-coat
Stepper job: SUBCMOSY11 Exposure Dose=0.2
Develop on Wafertrac program 2 or hand-develop
4.66. Aluminum Etch
The aluminum is wet etched on a Phosphoric Acid heated bath. The solution is
heated to 50C. The etch can be visually ended or timed. A time of 4.5 minutes
will assure that all the aluminum is gone, but this time will vary if the bath is not
at exactly 50C. Thus, it is recommended to visually monitor the etch. The etch is
successful when the oxide over the field areas can be measured using the
Nanospec.
4.67. Plasma Strip Photoresist
The resist is removed.
Photoresist Ash
Power = 300Watts
Flow = 1 simp 02
Pressure = 1.2 Torr
Time = 45 minutes
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4.68. Sinter
This step reduces the contact resistance between Silicon and Aluminum. At 450C
and in a forming gas (N2/H2) ambient, the contact resistance is reduced. Bruce
Furnace Tube number 2 is used for this step.
Recipe 101
Push in at 4509C in N2
Soak in H2/N2 for 30 minutes at 4509C
Pull out
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Chapter 5
Test Results
Two 3-wafer lots were exclusively processed at RIT using the newly developed
Submicron CMOS Process flow, which is described in detailed in Chapter 4. The
electrical test of these two lots show promising results although some work must still be
done to further improve the device characteristics. The NMOS and PMOS devices are
tested for functionality and SPICE parameters are extracted when possible. Some
assumptions are made when extracting SPICE parameters and these are noted. The
assumption of some key values is necessary in order to overcome some non-idealities
brought about by a design error. Due to a mask design error the PMOS devices do not
show transistor characteristics and the NMOS devices have an extremely large leakage
current at OV gate bias. The root cause of this error has been investigated and a solution
has already been put into place.
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5.1.Process Testing
Lots F000601 and F000907 were processed exclusively at RIT following the
Submicron CMOS process flow. Lot F000601 was used as a forerunner and served the
purpose of developing all the new processing steps and fine-tuning the existing ones. The
time to completion of this first lot was of 14 weeks. Once all the processes were fine-
tuned Lot F000907 was completed in only 8 weeks, significantly reducing the cycle time
and proving it possible to complete the process in an academic quarter. The process
details are shown in chapter 4.
Both lots show similar test results. Any significant variation cannot be quantified at
this time due to the design error, which affects the transistor characteristics. Testing is
performed using the Hewlett-Packard 4145B Semiconductor Parameter Analyzer.
5.1.1. NMOS
The initial testing showed good NMOS device characteristics for a poly gate length of
1.1pm, as seen in figures 5.1a,b. The threshold voltage can be extrapolated to 1.0 IV,
which deviates slightly from the designed target value, figure 5.2a. Figure 5.2b shows the
family of output curves extracted for this particular transistor. No short-channel effects
are observed. The slight slope of the saturation current shows the small effect of channel
length modulation. Lambda for this particular transistor is 0.019 V1. A closer look at this
data and a sub-threshold analysis show an extremely large leakage value of
approximately lpAmp of drain current in this 8pm wide transistor. This value is
unacceptable and the root cause for this large Iqff leakage value must be investigated.
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Once this problem is identified, SPICE parameters are extracted. A more detailed
analysis of this data is also given in section 5.2.
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Figure 5.2a,b. Threshold voltage extrapolation and family of curves. Note
the series resistance deviation and insignificant channel length modulation.
5.1.2. PMOS
The testing of PMOS devices results in non-working transistors. Figure 5.3 shows the
'variable'
resistor behavior of the PMOS devices when a family of curves test is
performed. Thus, a low resistive path exists between source and drain of the transistors.
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Figure 5.3. Family of curves of a PMOS transistor. Vg is stepped from 0 to
-5V, Vs is grounded andVd is swept from 0 to -5V. Vds vs Id is plotted.
The initial investigation looked at the VTP Adjust Ion Implant and the possibility of
both the dose and energy of this implant being too high, thus creating a wide depletion
region that the gate is not able to modulate nor pinch-off. A simulation analysis showed
that for this to be possible, the dose of the implant must have been off by more than one
order ofmagnitude, from
2.6E12/cm2
to 3E13/cm2. Thus, this is eliminated as a possible
cause.
Further investigations look at other Ion Implants, which could have formed a
conductive path below the field oxide. The P+ D/S Implant and the N+ D/S Implant are
the highest dose Ion Implants. The P+ D/S Implant is performed using the p-select mask,
thus only the PMOS active regions are exposed to the implant and it is unlikely to have
formed the conductive paths between the active areas of the devices. It is noted that the
thickness of the field oxide at this point could have been too thin to completely block this
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implant, but these areas are indeed blocked with photoresist. In any case the field oxide
thickness should be increased to avoid any future complications with blanket ion
implantations. The N+ D/S is unlikely to have formed this path since it is p-type in
nature.
Further investigation of this problem looks at any possible leakage paths between p-
type regions and their resistance values. The resistance value between source and drain of
a PMOS transistor is only of 500Q. at a OV gate bias; this value should be much higher
since these two regions are isolated inside the n-well as shown in figure 5.4.
_ow resistance
path. P-type
Low resistanc
path. P-type
n-well
Figure 5.4. The source and drain areas of the PMOS transistors are isolated
inside the n-well. A low resistance path exists between them.
The resistance value between drains from two different PMOS devices located in the
same well is only 1KQ; these two devices should be completely isolated from each other
by the n-well and the field oxide. Figure 5.5 shows the resistance value obtained from
probing two different drains. Figure 5.6 depicts the location of this two regions and how
they should be totally isolated. The assumed low resistance path is also drawn in.
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Low resistance
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Figure 5.6. The drain areas of two different PMOS transistors are
isolated inside the n-well. A low resistance path exists between them.
Probing the drain contacts of two PMOS devices located in different n-wells, results
in a resistance value of 3KQ, these two regions should also be completely isolated from
each other (figure 5.7). The resistance value is not proportional to the distance between
the electrodes. This is due the nature of the conductive path. The higher doped and deeper
p-well reduces the resistance value in this region.
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Figure 5.7. The drain areas of two different transistors are isolated from
each other inside the n-well and by the p-well and field oxide. A low
resistance path exists between them.
As depicted in the figures above (5.6-5.7) a conductive path between these p-type
drain regions must exist. Taking into consideration the p-type nature of this conductive
path, there are several possible causes for this behavior.
This brings us to the root cause of the problem, which also explains the high leakage
value of the NMOS transistors. A mask generation mistake was made when creating the
Channel Stop Ion Implant mask. This implant is supposed to be place in the P-well,
between the NMOS active area and the edge of the P-well. Unfortunately, the wrong well
type was chosen. The mask was mistakenly designed to place the channel stop implant in
the n-well. This creates a p-type path under the field oxide connecting all the PMOS
active regions together. It also crates a path to the p-well. The figures above depict this
situation.
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The high leakage current seen by the NMOS transistor is also a result of this mask
design error. The absence of a channel stop implant allows the surface inversion under
the field oxide in the p-well at the edge of the active areas under the poly gate.
A
-*,
Fixed charge (+q) in FOX.
Boron segregation.
Leakage path. Lower NA. Low Vt transistors
Figure 5.8. A leakage path exists underneath the field oxide in the p-well region
underneath the poly gate. The NMOS devices exhibit a high leakage current.
The solution to this problem is to generate the correct Channel Stop Implant mask.
This mask will block the implant in the n-well and the active NMOS regions, placing the
implant between the NMOS active areas and the edge of the p-well. This mask has
already been generated and will be used with the next Submicron CMOS lot processed at
RIT in the winter quarter of 2000.
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5.2. NMOS SPICE Level 1 Parameters
Basic model parameters have been extracted from the functioning NMOS devices.
The following table summarizes the results obtained (SPICE level 1 for simplicity).
Name Units Value Description
COX F/m2 2.16e-4
The oxide capacitance per unit area. Calculated from
TOX.
KP(BETA) A/V2 1.01e-5
Intrinsic Transconductance Parameter. Computed from
KP=UO.COX
LAMBDA v-1 0.019 Channel-length modulation.
TOX m 1.6e-8 The gate oxide thickness.
UO cnrVV.s 466 Low-field carrier mobility.
XJ m 4.5e-7 Metallurgical junction depth.
GAMMA yl 0.5623 Body effect factor. Calculated from NSUB.
NSUB cm 4.4el6 Bulk surface doping.
PHI V 0.7924 Surface inversion potential. Calculated from NSUB.
VTO V 0.93 Threshold voltage.
Table 5.1. Basic Spice Parameters extracted from F000907 and F000601.
COX is directly obtained from process measurements. The oxide thickness is
measured via ellipsometry on a control wafer, which is included in the gate oxidation
step. The average process TOX= 160A. The permitivity of oxide is 3.45E-13F/cm2.
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The channel length modulation parameter, LAMBDA, is directly extracted as the
inverse of the x-intercept value of the extrapolated saturation current slope in figure 5.2b.
Due to the Channel Stop Implant design error and the consequent high current-
leakage, problems arise when extracting the ALeff for the processed lots. Using the
Terada-Mutamethod [1] in which under low drain bias Vds and using equation 5.1,
Ids = Uo-CoWeff
Leff
(
Vgs-Vth-\ds (5-1)
V 2 J
Rm ==Rds + ^m-ALeff) (5.2)
Ids Uo CoWeff (Vgs - Vth)
where Rds=Rd+Rs (drain and source resistances), then
d t>a
(Lm-ALeff) (5 3)Rm = RdS+Uo-CoWeff(Vss-V,h)
and plotting Rm vs. Lm at different (Vgs-Vth).
The unique intersection of the straight lines for different (Vgs-Vth), yields ALeff
on the
Lm axis and Rds on the Rm axis.
Unfortunately the intersection of the lines for the
fabricated transistors occurs when
Lm<0, as seen in figure 5.9 for mask lengths of 1.1pm, 3.5pm,
6.5pm and 7.5pm. This is
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due to the shunt conduction created under the field oxide, which varies the effective
resistances.
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Figure 5.9. Terada-MutaMethod for extracting Leff.
Beta (KP) is calculated from UO and COX. The low field carrier mobility UO is
calculated from the current equation in the linear region of operation where the device
still operates under low fields and velocity saturation can be neglected. The values used
for this calculation are extracted from a relatively long channel device in order to avoid
any mobility degradation effects at low fields or channel length modulation. Due to the
difficulties extracting the Leff, it is also advantageous to use a long channel device and
approximate the ALeff= 0.75*XJ. Thus, in this case Leff=15.125pm andWeff=7pm,
Ids =UoCoWeff
Leff
Vgs-Vth-Xds (5.1)
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Uo =
Ids
Co
Leff
Weff
\ 1
Vds
(Vgs-Vth-)Vds
(5.2)
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Figure 5.10. Long transistor Id vs. Vg characteristics.
From figure 5.10, at Vgs=1.6V, Vds=0.1V, lambda^.O^V"1, Ids=1.117pA, Weff=7pm,
Leff=15.125pm, Cox=1.15E-7F/cm (300A of gate oxide for this particular transistor)
and
Vth=l.lV and using equation 5.2.
Uo =
lAll/jA
(l5.\25jumy
\.\5e-lFlcm
\
1
7//m J(16y_liy_0^_L.)0.1
= 466
cm
V~s
(5.3)
The procedure used for the extraction of all other parameters is
described in chapter 2,
and they are calculated as the average over
different transistors.
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It is expected that the correct mask design, which has been already put in place,
will correct some of the extraction problems and allow students to extract a full set of
SPICE parameters. This will provide students with the necessary parameters that could be
used to simulate their circuit designs accurately before fabrication.
5.3 Recommended Test Improvements
It is recommended the improvement in the lithographic system resolution. This
improvement will allow the adaptation of MOSIS rules as soon as the imaging system
capable of Submicron resolution and finer alignment becomes available. The adaptation
of these standardized rules will allow the fabrication and direct comparison of complex
systems. As well as reducing the source and drain series resistances.
Improved resolution will also allow the monitoring of short-channel effects such
as VT roll-off. The current process can only resolve lines down to 1 pm, thus the designed
0.8pm, 0.6pm, 0.5pm and 0.4pm poly lines do not print and the analysis of these effects
cannot be performed.
It is also imperative that the test mask design be improved. In order to correctly
monitor the process parameters a series of structures must be introduced in the test mask.
These include the correct design of different sizes of poly to active capacitors to monitor
the gate oxide quality, Van Der Pauw structures for all levels, p-well, n-well, nldd, pldd,
n+, p+ and poly regions, Contact Cut Chains from which SEM cross-sections of these can
be taken, long transistors (L=100pm), which can be cleaved and SEM cross-sections can
also be taken to easilymonitor the formation of spacer sidewalls.
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It has already been emphasized throughout this section, the importance of
correcting the mistake made in the design of the Channel Stop Implant mask. Once
devices are fabricated with the correct ion implantation, further qualitative and
quantitative analysis of the process can be performed.
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Chapter 6
Conclusion and FutureWork
6. Conclusion
An advanced Submicron CMOS process has been developed and characterized for
use at RIT. The new process features many advance device structures such as dual well,
sidewall spacers and low-doped drains.
The basis for the development of this project is the work of graduate student Suraj
Bashkaran in the development of the RIT's Sub-Micron CMOS Process. His work looks
at the design consideration as well as the process flow and both process simulation and
electrical simulation results.
The new process is an evolution from these previously successful technologies.
The majority of the project is developed on existing equipment, using modified versions
of proven process sequences. Separate process steps are developed independently and
then integrated together when needed.
Processing pictures, which are included in the appendix of this thesis, are also
available at every step of the process as a visual aid in determining the proper action
when problems arise.
Two 3-wafer lots where exclusively processed at RIT using the newly developed
Submicron CMOS Process flow. The electrical test of these two lots show promising
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results although some work must still be done to further improve the device
characteristics. The NMOS and PMOS devices are tested for functionality and SPICE
parameters are extracted when possible.
Other improvements include the adaptation of MOSIS rules as soon as the
imaging system capable of Submicron resolution and finer alignment becomes available.
The adaptation of these standardized rules will allow the fabrication and direct
comparison of complex systems. Improved resolution will also allow the monitor of
short-channel effects such as VT roll-off. The current process can only resolve lines
down to lpm, thus the designed 0.8pm, 0.6pm, 0.5pm and 0.4pm poly lines do not print
and the analysis of these effects cannot be performed.
It is also imperative to improve the test mask design. In order to correctly monitor
the process parameters a series of structures must be introduced into the test mask. These
include the correct design of different sizes of poly to active capacitors to monitor the
gate oxide quality. Van Der Pauw structures for all levels, p-well, n-well, nldd, pldd, n+,
p+ and poly regions. Contact cut chains from which SEM cross-sections of these can be
taken. Long transistors (L=100pm), which can be cleaved, and SEM cross-sections can
also be taken.
Future work includes the continuous improvement of this process by students
from theMicroelectronic department ofRIT who will use this process flow starting in the
winter quarter of 2000. The complete collection of SPICE parameters for both PMOS and
NMOS transistors will allow the accurate simulation of student-designed IC's.
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APPENDIX A
Selected Process Pictures
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APPENDIX B
Silvaco's SUPREM Input Files
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go athena
# RIT Submicron Process Simulation n-well formation
# Set up a mesh suitable for SubMicron CMOS
line x loc=0 spac=0.1
line x loc=10.0 spac=0.1
#
line y loc=0.00 spac=0.005
line y loc=0.5 spac=0.02
line y loc=2 spac=0.2
line y loc=5 spac=1
# Initialize the starting substrate
init orientation=100 c.phos=5e14 space.mult=2
#Well LOCOS Pad Oxide Growth
diffus time=43 temp=1000 dryo2
# The extract statement is used to extract the oxide thickness, and define its +
extract
name="padox" thickness oxide mat.occno=1 x.val=0.005
#Deposit 1st LOCOS Nitride
deposit nitride thick=0.15 divisions=1
#Define n-well
deposit PHOTORES THICK=1.2
etch photores right p1 .x=5.0
#Etch nitride
etch nitride right p1 .x=5.0
tonyplot
#lmplant n-well
implant phos dose=9e12 energy=150 pearson
#Remove RESIST
etch photores all
#Well LOCOS Oxide Growth
diffus time=120 temp=1000 weto2 press=1.00 hcl.pc=0
extract
name^'wellox'1thickness oxide mat.occno=1 x.val=6
tonyplot
#Remove Nitride
etch nitride all
#lmplant p-well
implant boron dose=1e13 energy=50 pearson
#Twin-well drive-in
diffus time=210 temp=1100
tonyplot
#Etch all oxide
etch oxide all
# output the structure
structure outfile=Sub-twinwell.str
# plot it
tonyplot Sub-twinwell.str
quit
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go athena
# RIT Submicron Process Simulation LOCOS
# Set up a mesh suitable for SubMicron CMOS
line x loc=0 spac=0.1
line x loc=10.0 spac=0.1
#
line y loc=0.00 spac=0.005
line y loc=0.5 spac=0.02
line y loc=2 spac=0.2
line y loc=5 spac=1
# Initialize the starting substrate
init infile=Sub-twinwell.str
# Second LOCOS Padox
diffus time=43 temp=1000 dryo2
# The extract statement is used to extract the oxide thickness, and define its +
extract name="padox" thickness oxide mat.occno=1 x.val=0.005
#Deposit 2nd LOCOS Nitride
deposit nitride thick=0.15 divisions=1
#Define Active
#Etch nitride
etch nitride start x=3.8 y=-1 .00
etch cont x=3.8 y=1 .00
etch cont x=6.2 y=1 .00
etch done x=6.2 y=-1.00
#Channel-Stop Define
deposit PHOTORES THICK=1.2
etch photores start x=3.3 y=-2.00
etch cont x=3.3 y=1 .00
etch cont x=5.0 y=1 .00
etch done x=5.0 y=-2.00
#lmplant channel-stop
implant boron dose=8e12 energy=120 pearson
tonyplot
#Remove RESIST
etch photores all
#LOCOS Field Oxide Growth
diffus time=60 temp=1100 weto2 press=1.00 hcl.pc=0
extract
name="fieldox"thickness oxide mat.occno=1 x.val=6
tonyplot
#Etch oxynitride
etch oxide thick=0.05
#Remove Nitride
etch nitride all
# output the structure
structure outfile=LOCOS.str
# plot it
tonyplot LOCOS.str
quit
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go athena
# RIT Submicron Process Simulation transistor formation
# Set up a mesh suitable for SubMicron CMOS
line x loc=0 spac=0.1
line x loc=10.0 spac=0.1
line y loc=0.00 spac=0.005
line y loc=0.5 spac=0.02
line y loc=2 spac=0.2
line y loc=5 spac=1
# Initialize the starting substrate
init infile=LOCOS.str
#Remove pad oxide
etch oxide thick=0.05
#Kooi oxide growth
diffus time=45 temp=900 weto2
# The extract statement is used to extract the oxide thickness, and define its +
extract
name="kooiox" thickness oxide mat.occno=1 x.val=2
extract
name="fox" thickness oxide mat.occno=1 x.val=5
#PMOS Vt adjust implant
deposit photores thick=1 .2
etch photores right p1 .x=5
implant boron dose=2.6e12 energy=60 pearson
Etch photores all
Etch oxide thick=0.15
#Grow gate oxide
diffus time=10 temp=1000 dryo2
extract
name="gateox"thickness oxide mat.occno=1 x.val=3
#Deposit poly
deposit poly thick=0.32
diffus time=5 temp=1050 nitro press=1.00 c.phos=1.5e20
#dope poly
#etch poly
etch poly start x=0 y=-2.00
etch cont x=0.0 y=1.00
etch cont x=1 .5 y=1 .00
etch done x=1.5 y=-2.00
etch poly start x=2 y=-2.00
etch cont x=2.0 y=1.00
etch cont x=8.0 y=1.00
etch done x=8.0 y=-2.00
etch poly start x=8.5 y=-2.00
etch cont x=8.5 y=1.00
etch cont x=10 y=1.00
etch done x=10 y=-2.00
# output the structure
structure outfile=poly.str
tonyplot poly.str
quit
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go athena
# RIT Submicron Process Simulation transistor formation
# Set up a mesh suitable for SubMicron CMOS
line x loc=0 spac=0.1
line x loc=10.0 spac=0.1
#
line y loc=0.00 spac=0.005
line y loc=0.5 spac=0.02
line y loc=2 spac=0.2
line y loc=5 spac=1
#
# Initialize the starting substrate
init infile=poly.str
#NLDD formation
deposit photores thick=1 .2
etch photores start x=0.5 y=-3.00
etch cont x=0.5 y=1 .00
etch cont x=5.0 y=1.00
etch done x=5.0 y=-3.00
implant phos dose=2.5e1 3 energy=75 pearson
tonyplot
etch photores all
#PLDD formation
deposit photores thick=1 .2
etch photores start x=5.0 y=-3.00
etch cont x=5.0 y=1.00
etch cont x=9.5y=1 .00
etch done x=9.5 y=-3.00
implant amorphous bf2 dose=4e13 energy=75 pearson
tonyplot
etch photores all
#Spacer LTO Deposition
deposit oxide thick=0.4 div=10
tonyplot
#Spacer etch back
etch oxide thick=0.4
tonyplot
#N+ formation
deposit photores thick=1.2
etch photores start x=0.5 y=-3.00
etch cont x=0.5 y=1.00
etch cont x=5.0 y=1.00
etch done x=5.0 y=-3.00
etch photores start x=9.5 y=-3.00
etch cont x=9.5 y=1.00
etch cont x=10.0 y=1.00
etch done x=10.0 y=-3.00
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implant phos dose=4e15 energy=l00 pearson
tonyplot
etch photores all
#
#PLDD formation
deposit photores thick=1.2
etch photores start x=5.0 y=-3.00
etch cont x=5.0 y=1 .00
etch cont x=9.5 y=1 .00
etch done x=9.5 y=-3.00
etch photores start x=0.0 y=-3.00
etch cont x=0.0 y=1 .00
etch cont x=0.5 y=1.00
etch done x=0.5 y=-3.00
implant amorphous bf2 dose=4e15 energy=120 pearson
tonyplot
etch photores all
#
#Source/drain anneal
diffus time=30 temp=900
#
# output the structure
structure outfile=trans.str
#
# plot it
tonyplot trans.str
# Extract 1-D design parameters
# extract final S/D Xj
extract name="nxj" xj silicon mat.occno=1 x.val=7.9 junc.occno=1
# extract the N++ regions sheet resistance
extract name="n++ sheet
rho"
sheet.res material="Silicon" mat.occno=1 x.val=7.3
region.occno=1
# extract the sheet rho under the spacer, of the LDD region
extract name="ldd sheet
rho"
sheet.res
material="Silicon" \
mat.occno=1 x.val=7.8 region.occno=1
# extract the surface cone under the channel.
extract name="chan surf
cone"
surf.conc impurity="Net Doping" \
material="Silicon"
mat.occno=1 x.val=8.2
# extract the surface cone under the channel.
extract name="chan surf
cone"
surf.conc impurity="Net Doping" \
material
"Silicon"
mat.occno=1 x.val=2.5
# extract a curve of conductance versus bias.
extract start
material="Polysilicon"
mat.occno=1 \
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bias=0.0 bias.step=0.2 bias.stop=2 x.val=2.5
extract done name="sheet cond v bias" \
curve(bias,1dn.conduct material="Silicon,, mat.occno=1 region.occno=1)\
outfile="extract.dat"
# extract the long chan Vt
extract
name="n1dvt" 1dvt ptype vb=0.0 qss=3e10 x.val=2.3
#
#
# mirror the structure
structure mirror right
structure outfile=pmosfet1 .str
tonyplot pmosfet1 .str
#
quit
180-
go athena
# Id-Vgs for NMOSFET Leff - 1.2um
#
# Set up a mesh suitable for a single MOSFET device....
line x loc=0 spac=0.1
line x loc=2.5 spac=0.05
#
line y loc=0.00 spac=0.005
I ine y loc=0.5 spac=0.01
line y loc=2 spac=0.1
line y loc=5 spac=.5
#
#lnitial substrate
init orientation=100 c.phos=5e14 space.mult=2
#
#Pad oxide
diffus time=43 temp=1000 dryo2
#
#Extract the pad oxide thickness
extract name^'padox" thickness oxide mat.occno=1 x.val=0.005
#
#P-well Ion Implant
implant boron dose=1e13 energy=50 pearson
#
#Twin-well drive-in
diffus time=21 0 temp=1 1 00
#
#Nitride Cap for FOX
deposit nitride thick=0.15 divisions=1
#
#Field Oxide Anneal
diffus time=60 temp=1100
#
#Remove Nitride and Padox
etch nitride all
etch oxide all
#
#Grow gate oxide
diffus time=10 temp=1000 dryo2
extract
name="gateox" thickness oxide mat.occno=1 x.val=3
#
#Deposit poly
deposit poly thick=0.32 divisions=5
#dope poly n-type
diffus time=5 temp=1050 nitro press=1.00 c.phos=1.5e20
#
etch poly start x=0 y=-2.00
etch cont x=0 y=1 .00
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etch cont x=1.75 y=1.00
etch done x=1.75 y=-2.00
#
#NLDD Implant
implant phos dose=2.5e13 energy=75 pearson
#
#Spacer LTO Dep
deposit oxide thick=0.35 divisions=3
#
#Spacer etch back
etch oxide thick=0.35
tonyplot
#
#N+ Implant
implant phos dose=4e15 energy=85 pearson
#
#D/S Anneal
diffus time=5 temp=1100
#
#Deposit glass and etch contact for S/D
Deposit oxide thick=0.5
etch oxide start x=.2 y=-2.00
etch cont x=0.2 y=1 .00
etch cont x=1 y=1 .00
etch done x=1 y=-2.00
#
# Deposit Metal (aluminum)
#
deposit alumin thick=0.50 divisions=5
#
# Pattern the aluminum for the source & drain electrodes using mask information
# from a maskview file or by directly specifying an etch region
#
etch aluminum right p1.x=1
#
# Extract 1-D design parameters
# extract final S/D Xj
extract
name="nxj"
xj silicon mat.occno=1 x.val=0.1 junc.occno=1
# extract the N++ regions sheet resistance
extract name="n++ sheet
rho"
sheet.res
material="Silicon"
mat.occno=1 x.val=0.6
region.occno=1
# extract the sheet rho under the spacer, of the LDD region
extract name="ldd sheet
rho"
sheetres
material="Silicon" \
mat.occno=1 x.val=1.6 region.occno=1
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# extract the surface cone under the channel.
extract name="chan surf cone" surf.conc impurity="Net
Doping" \
material="Silicon"
mat.occno=1 x.val=2.5
# extract a curve of conductance versus bias.
extract start
materials"Polysilicon'"
mat.occno=1 \
bias=0.0 bias.step=0.2 bias.stop=2 x.val=2.5
extract done name="sheet cond v bias" \
curve(bias,1dn.conduct
material="Silicon" mat.occno=1 region.occno=1)\
outfile="extract.dat"
# extract the long chan Vt
extract
name="n1dvt" 1dvt ntype vb=0.0 qss=3e10 x.val=2.5
# mirror the structure
structure mirror right
#
# output the structure
structure outfile=nmosfet_0.str
#
# plot it
tonyplot nmosfet_0.str
#
# Name the electrodes...
electrode name=gate x=2.5 y=0.2
electrode name=source x=0.5
electrode name=drain x=4.5
electrode name=substrate backside
#
############# vt Test : Returns Vt, Beta and Theta ################
go atlas
#
# set material models, srh is Schockley-Read-Hall
models cvt srh print
contact name=gate n.poly
#
# set the interface state density
interface qf=3e10
#
# get initial solution with no biases applied
solve init
#
# set solution method
#
method newtontrap
solve prev
#
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# Bias the drain a bit...
solve vdrain=0.1 name=drain
#
# Ramp the gate voltage of the NMOSFET
log outf=nmosfet_1.log master
solve vgate=0 vstep=0.3 vfinal=5.0 vdrain=0.1 name=gate
save outf=nmosfet_1.str
#
# calculation for sub-threshold swing - need to multiply by 2.3 for Iog10
conversion, and by 1000 for mV/dec
extract
name="sswing"
(2300/(slope(maxslope(curve(abs(v."gate"),log(abs(i."drain")))))))
#plot the electrical results
tonyplot nmosfet_1 .log
tonyplot nmosfet_1 .str
quit
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go athena
#Family of Curves for NMOSFET Leff ~ 1.2um
#
# Set up a mesh suitable for a single MOSFET device....
line x loc=0 spac=0.1
line x loc=2.5 spac=0.05
#
line y loc=0.00 spac=0.005
line y loc=0.5 spac=0.01
line y loc=2 spac=0.1
line y loc=5 spac=.5
#
#Initial substrate
init orientation=100 c.phos=5e14 space.mult=2
#
#Pad oxide
diffus time=43 temp=1000 dryo2
#
#Extract the pad oxide thickness
extract
name="padox"thickness oxide mat.occno=1 x.val=0.005
#
#P-well Ion Implant
implant boron dose=1e13 energy=50 pearson
#
#Twin-well drive-in
diffus time=210 temp=1100
#
#Nitride Cap for FOX
deposit nitride thick=0.15 divisions=1
#
#Field Oxide Anneal
diffus time=60 temp=1 100
#
#Remove Nitride and Padox
etch nitride all
etch oxide all
#
#Grow gate oxide
diffus time=10 temp=1000 dryo2
extract
name="gateox"thickness oxide mat.occno=1 x.val=3
#
#Deposit poly
deposit poly thick=0.32 divisions=5
#dope poly n-type
diffus time=5 temp=1050 nitro press=1.00 c.phos=1.5e20
#
etch poly start x=0 y=-2.00
etch cont x=0 y=1.00
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etch cont x=1.75 y=1.00
etch done x=1.75 y=-2.00
#
#NLDD Implant
implant phos dose=2.5e1 3 energy=75 pearson
#
#Spacer LTO Dep
deposit oxide thick=0.35 divisions=3
#
#Spacer etch back
etch oxide thick=0.35
tonyplot
#
#N+ Implant
implant phos dose=4e15 energy=85 pearson
#
#D/S Anneal
diffus time=5 temp=1100
#
#Deposit glass and etch contact for S/D
Deposit oxide thick=0.5
etch oxide start x=.2 y=-2.00
etch cont x=0.2 y=1 .00
etch cont x=1 y=1 .00
etch done x=1 y=-2.00
#
# Deposit Metal (aluminum)
#
deposit alumin thick=0.50 divisions=5
#
# Pattern the aluminum for the source & drain electrodes using mask information
# from a maskview file or by directly specifying an etch region
#
etch aluminum right p1.x=1
#
# Extract 1-D design parameters
# extract final S/D Xj
extract
name="nxj"
xj silicon mat.occno=1 x.val=0.1 junc.occno=1
# extract the N++ regions sheet resistance
extract name="n++ sheet
rho"
sheet.res
material="Silicon"
mat.occno=1 x.val=0.6
region.occno=1
# extract the sheet rho under the spacer, of the LDD region
extract name="ldd sheet
rho"
sheet.res
material="Silicon" \
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mat.occno=1 x.val=1.6 region.occno=1
# extract the surface cone under the channel.
extract name="chan surf
cone"
surf.conc impurity="Net Doping" \
material"Silicon"
mat.occno=1 x.val=2.5
# extract a curve of conductance versus bias.
extract start material="Polysilicon" mat.occno=1 \
bias=0.0 bias.step=0.2 bias.stop=2 x.val=2.5
extract done name="sheet cond v bias" \
curve(bias,1dn.conduct
materials"Silicon"
mat.occno=1 region.occno=1)\
outfile="extract.dat"
# extract the long chan Vt
extract
name="n1dvt" 1dvt ntype vb=0.0 qss=3e10 x.val=2.5
# mirror the structure
structure mirror right
#
# output the structure
structure outfile=nmosfet_0.str
#
# plot it
tonyplot nmosfet_0.str
#
# Name the electrodes...
electrode name=gate x=2.5 y=0.2
electrode name=source x=0.5
electrode name=drain x=4.5
electrode name=substrate backside
#
############# vt Test : Returns Vt, Beta and Theta ################
go atlas
#
# set material models, srh is Schockley-Read-Hall
#models cvt srh print
#contact name=gate n.poly
#
# set the interface state density
interface qf=3e10
#
# get initial solution with no biases applied
#solve init
#
# set solution method
#
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#method newton trap
#solve prev
#
# Bias the drain a bit...
#solve vdrain=0.1 name=drain
#
# Ramp the gate voltage of the NMOSFET
#log outf=nmosfet_1.log master
#solve vgate=0 vstep=0.4 vfinal=1.0 vdrain=0.1 name=gate
#save outf=nmosfet_1.str
#
go atlas
# define the Gate workfunction
contact name=gate n.poly
# Define the Gate Qss
interface qf=3e10
# Use the cvt mobility model for MOS
models cvt srh print numcarr=2
# set gate biases with Vds=0.0
solve init
solve vgate=1.1 outf=solve_tmp1
solve vgate=2.2 outf=solve_tmp2
solve vgate=5.0 outf=solve_tmp3
#load in temporary files and ramp Vds
load infile=solve_tmp1
log outf=mos_1.log
solve name=drain vdrain=0 vfinal=5.0 vstep=0.5
load infile=solve_tmp2
log outf=mos_2.log
solve name=drain vdrain=0 vfinal=5.0 vstep=0.5
load infile=solve_tmp3
log outf=mos_3.log
solve name=drain vdrain=0 vfinal=5.0 vstep=0.5
# extract max current and saturation slope
extract
name="nidsmax"
max(i."drain")
extract name="sat_slope"slope(minslope(curve(v."drain",i.,,drain")))
#
tonyplot -overlay -st mos_1.log mos_2.log mos_3.log
#
quit
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go athena
# PMOSFET
# EMCR840
#
# Set up a mesh suitable for a single MOSFET device....
line x loc=0 spac=0.1
line x loc=2.5 spac=0.01
#
line y loc=0.00 spac=0.005
line y loc=0.5 spac=0.02
line y loc=2 spac=0.2
line y loc=5 spac=1
#
#lnitial substrate
init orientation=100 c.boron=5e14 space.mult=2
#
method fermi compress
#Pad oxide
# push in boat, timed from after boat reaches the cold zone....
diffuse temp=800 time=7
#ramp up to temp in dry 02
diffuse temp=800 t.final=1000 dryo2 time=20
#main growth step
diffuse temp=1000 dryo2 time=43
#Nitrogen purge
diffuse temp=1000 time=5
# Ramp down
diffuse temp=1000 t.final=900 time=35
# Pull out
diffuse temp=800 time=7
#
#Extract the pad oxide thickness
extract
name="padox" thickness oxide mat.occno=1 x.val=0.005
#
#N-well Ion Implant
implant phos dose=9.5e12 energy=150 pearson
#
#N-well oxidation
# push in boat, timed from after boat reaches the cold zone....
diffuse temp=800 time=7
#ramp up to temp in dry 02
diffuse temp=800 t.final=1000 dryo2 time=20
#main growth step
diffuse temp=1000 weto2 time=105
#Nitrogen purge
diffuse temp=1000 time=5
# Ramp down
diffuse temp=1000 t.final=900 time=35
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# Pull out
diffuse temp=800 time=7
#
#
#Twin-well drive-in
# push in boat, timed from after boat reaches the cold zone.
diffuse temp=800 time=7
#ramp up to temp
diffuse temp=800 t.final=1100 time=20
#main growth step
diffuse temp=1 1 00 time=21 0
#Nitrogen purge
diffuse temp=1100 time=5
# Ramp down
diffuse temp=1100 t.final=900 time=35
# Pull out
diffuse temp=800 time=7
diffus time=235 temp=1100
#
etch oxide all
#Pad oxide for FOX
# push in boat, timed from after boat reaches the cold zone.
diffuse temp=800 time=7
#ramp up to temp in dry 02
diffuse temp=800 t.final=1000 dryo2 time=20
#main growth step
diffuse temp=1000 dryo2 time=43
#Nitrogen purge
diffuse temp=1000 time=5
# Ramp down
diffuse temp=1000 t.final=900 time=35
# Pull out
diffuse temp=800 time=7
#
#Nitride Cap for FOX
deposit nitride thick=0.15 divisions=1
#
#Field Oxide Anneal
# push in boat, timed from after boat reaches the cold zone.
diffuse temp=800 time=7
#ramp up to temp in dry 02
diffuse temp=800 t.final=1100 dryo2 time=20
#main growth step
diffuse temp=1100 weto2 time=60
#Nitrogen purge
diffuse temp=1100 time=5
# Ramp down
diffuse temp=1100 t.final=900 time=35
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# Pull out
diffuse temp=800 time=7
#
structure outfile=twinwell.str
tonyplot twinwell.str
#Remove Nitride and Padox
etch nitride all
etch oxide all
#
#Kooi oxide
# push in boat, timed from after boat reaches the cold zone....
diffuse temp=800 time=7
#ramp up to temp in dry 02
diffuse temp=800 t.final=900 dryo2 time=20
#main growth step
diffuse temp=900 weto2 time=45
#Nitrogen purge
diffuse temp=900 time=5
# Ramp down
diffuse temp=900 t.final=800 time=35
# Pull out
diffuse temp=800 time=7
extract
name="kooi" thickness oxide mat.occno=1 x.val=3
#
#VT adjust
#implant boron dose=2.6e12 energy=60 pearson
#
structure outfile=vt-implant.str
tonyplot vt-implant.str
etch oxide all
#Grow gate oxide
# push in boat, timed from after boat reaches the cold zone....
diffuse temp=800 time=7
#ramp up to temp in dry 02
diffuse temp=800 t.final=900 dryo2 time=20
#main growth step
diffuse temp=900 dryo2 time=50
#Nitrogen purge
diffuse temp=900 time=5
# Ramp down
diffuse temp=900 t.final=800 time=35
# Pull out
diffuse temp=800 time=7
extract
name="gateox"thickness oxide mat.occno=1 x.val=3
#
#Deposit poly
deposit poly thick=0.32 divisions=5
#dope poly n-type
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diffuse temp=900 time=15
diffuse temp=900 t.final=1050 time=25
diffus time=15 temp=1050 nitro press=1.00 c.phos=1.5e20
diffuse temp=1000 t.final=900 time=35
#
etch poly start x=0 y=-2.00
etch cont x=0 y=1 .00
etch cont x=1 .75 y=1 .00
etch done x=1.75 y=-2.00
#
#PLDD Implant
implant amorphous bf2 dose=1e14 energy=75 pearson
#
#Spacer LTO Dep
deposit oxide thick=0.35 divisions=3
#
#Desinfy LTO
diffus time=45 temp=900
#
#Spacer etch back
etch oxide thick=0.35
#
#P+ Implant
implant amorphous bf2 dose=4e15 energy=120 pearson
#
#D/S Anneal
# push in boat, timed from after boat reaches the cold zone....
diffuse temp=900 time=7
diffuse temp=900 t.final=1000 time=10
#main growth step
diffuse temp=1000 time=30
# Ramp down
diffuse temp=1000 t.final=900 time=10
# Pull out
diffuse temp=900 time=7
#
#
Deposit oxide thick=0.5
etch oxide start x=.2 y=-2.00
etch cont x=0.2 y=1.00
etch cont x=1 y=1.00
etch done x=1 y=-2.00
#
# Deposit Metal (aluminum)
#
deposit alumin thick=0.50 divisions=5
#
# Pattern the aluminum for the gate and source electrodes using mask information
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# from a maskview file or by directly specifying an etch region
#
etch aluminum right p1.x=1
#
# Extract 1-D design parameters
# extract final S/D Xj
extract name="nxj" xj silicon mat.occno=1 x.val=1.6 junc.occno=1
# extract the N++ regions sheet resistance
extract name="n++ sheet rho" sheet.res
material="Silicon"
mat.occno=1 x.val=0.6
region.occno=1
# extract the sheet rho under the spacer, of the LDD region
extract name="ldd sheet
rho"
sheet.res
material="Silicon"\
mat.occno=1 x.val=1 .6 region.occno=1
# extract the surface cone under the channel.
extract name="chan surf
cone"
surf.conc impurity="Net Doping" \
material="Silicon"
mat.occno=1 x.val=2.5
# extract the surface cone under the channel.
extract name="chan surf
cone"
surf.conc impurity="Net Doping" \
material="Silicon"
mat.occno=1 x.val=2.5
# extract a curve of conductance versus bias.
extract start
material="Polysilicon"
mat.occno=1 \
bias=0.0 bias.step=0.2 bias.stop=2 x.val=2.5
extract done name="sheet cond v
bias" \
curve(bias,1dn.conduct
material="Silicon"
mat.occno=1 region.occno=1)\
outfile=,,extract.dat"
# extract the long chan Vt
extract
name="n1dvt"1dvt ptype vb=0.0 qss=3e10 x.val=2.3
#
#
# mirror the structure
structure mirror right
structure outfile=pmosfet1.str
tonyplot pmosfetl .str
#
############# vt Test : Returns Vt, Beta and Theta ################
go atlas
#
# set material models, srh is Schockley-Read-Hall
models cvt srh print
contact name=gate n.poly
#
# set the interface state density
-193
interface qf=3e10
#
# get initial solution with no biases applied
solve init
#
# set solution method
#
method newtontrap
solve prev
#
# Bias the drain a bit...
solve vdrain=-0.1 name=drain
#
# Ramp the gate voltage of the NMOSFET
log outf=nmosfet_1 .log master
solve vgate=0 vstep=-0.3 vfinal=-5.0 vdrain=-0.1 name=gate
save outf=pmosfet_1 .str
#
# calculation for sub-threshold swing - need to multiply by 2.3 for Iog10
#conversion, and by 1 000 for mV/dec
extract
name="sswing"
(2300/(slope(maxslope(curve(abs(v."gate"),log(abs(i. "drain")))))))
#plot the electrical results
tonyplot pmosfet_1 .log
tonyplot pmosfet_1 .str
quit
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APPENDIX C
HP-4145B Test Plots
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